ASM4SSTVF32852 (Alliance) - DDR 24-Bit to 48-Bit Registered BufferThe 24-Bit to 48-Bit ASM4SSTVF32852 isA universalbus driver designed for 2.3V to 2.7V VDD operation andSSTL_2 I/O levels except for the LVCMOS RESETBinput.Data flow from D to Q is controlled by the differentialclock (CLK/CLKB) andA control signal (RESETB). Thepositive edge of CLK is used to trigger the data flow,and CLKB is used to maintain sufficient noise margins,whereas the RESETB, an LVCMOS asynchronoussignal is intended for use at the time of power-up only.The AS, Registers

Archive 1.687.043 components

Datasheets

Cross-reference

Search field	Component part name	Manufacturer

ASM4SSTVF32852 (Alliance)

Electronic component documentation (datasheet) «ASM4SSTVF32852» (Registers), manufacturer Alliance. Download datasheet file:

Datasheet ASM4SSTVF32852 manufacturer Alliance

Partname	ASM4SSTVF32852
Description	DDR 24-Bit to 48-Bit Registered BufferThe 24-Bit to 48-Bit ASM4SSTVF32852 isA universalbus driver designed for 2.3V to 2.7V VDD operation andSSTL_2 I/O levels except for the LVCMOS RESETBinput.Data flow from D to Q is controlled by the differentialclock (CLK/CLKB) andA control signal (RESETB). Thepositive edge of CLK is used to trigger the data flow,and CLKB is used to maintain sufficient noise margins,whereas the RESETB, an LVCMOS asynchronoussignal is intended for use at the time of power-up only.The AS
Functional	Registers
Manufacturer	Alliance Semiconductor Corporation
Site	www.alsc.com

Size	Pages: 0, 105.91Kb
Download file	Adobe PDF WinZIP archive
Preview	HTML priview

ChipFind: search «ASM4SSTVF32852» on Russian online stock