AMIC Technology Datasheet documentation download, price : allcomponents.ru

Archive 1.687.043 components

Datasheets

Cross-reference

Online-stock

ChipFind

Search field	Component part name	Manufacturer

Electronic components list AMICC, page 4

Site: www.amictechnology.com
Rate: 2341

Manufacturers
A B C D E F G H I
J K L M N O P Q R
S T U V W X Y Z
Russian
All manufacturers

A63P0636 - 1m X 36 Bit Synchronous High Speed Sram With Burst Counter and Pipelined Data Output
A63P06361 - 1m X 36 Bit Synchronous High Speed Sram With Burst Counter and Flow-through Data Output
A63P06361E - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P06361E-6.5 - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P06361E-6.5F - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P06361E-7.5 - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P06361E-7.5F - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P06361E-8 - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P06361E-8F - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P0636E - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-2.6 - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-2.6F - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-2.8 - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-2.8F - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-3.2 - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-3.2F - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-3.5 - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-3.5F - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-3.8 - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-3.8F - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-4.2 - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P0636E-4.2F - 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336 - 128k X 36 Bit Synchronous High Speed Sram With Burst Counter and Pipelined Data Output
A63P73361 - 128k X 36 Bit Synchronous High Speed Sram With Burst Counter and Flow-through Data Output
A63P73361E - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P73361E-6.5 - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P73361E-6.5F - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P73361E-7.5 - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P73361E-7.5F - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P73361E-8 - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P73361E-8F - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P7336E - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-2.6 - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-2.6F - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-2.8 - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-2.8F - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-3.2 - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-3.2F - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-3.5 - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-3.5F - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-3.8 - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-3.8F - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-4.2 - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P7336E-4.2F - 128K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336 - 256k X 36 Bit Synchronous High Speed Sram With Burst Counter and Pipelined Data Output
A63P83361 - 256k X 36 Bit Synchronous High Speed Sram With Burst Counter and Flow-through Data Output
A63P83361E - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P83361E-6.5 - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P83361E-6.5F - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P83361E-7.5 - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P83361E-7.5F - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P83361E-8 - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P83361E-8F - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output
A63P8336E - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-2.6 - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-2.6F - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-2.8 - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-2.8F - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-3.2 - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-3.2F - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-3.5 - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-3.5F - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-3.8 - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-3.8F - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-4.2 - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A63P8336E-4.2F - 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output
A64E06161 - 1m X 16 Bit Low Voltage Super Ram
A64E06161G - 16 Mb, 1M X 16,
A64E06161G-70 - 1M X 16 Bit Low Voltage Super RAM
A64E06161G-70I - 1M X 16 Bit Low Voltage Super RAM
A64E06161G-85 - 1M X 16 Bit Low Voltage Super RAM
A64E06161G-85I - 1M X 16 Bit Low Voltage Super RAM
A64E16161 - 32 Mb, 2M X 16,
A64E16161G - 32 Mb, 2M X 16,
A64S0616 - 1m X 16 Bit Low Voltage Super Ram
A64S06161A - 16m(1m X 16bit) Normal Mode & Page Mode Static Random Access Memory
A64S06161A-70U - 16M(1M x 16bit) Normal mode & Page mode Static Random Access Memory
A64S06161AG-70 - 16M(1M x 16bit) Normal mode & Page mode Static Random Access Memory
A64S06161AG-70F - 16M(1M x 16bit) Normal mode & Page mode Static Random Access Memory
A64S06161AG-70U - 16M(1M x 16bit) Normal mode & Page mode Static Random Access Memory
A64S06161AG-70UF - 16M(1M x 16bit) Normal mode & Page mode Static Random Access Memory
A64S06162A - 16m(1m X 16bit) Normal Mode & Page Mode With Deep Power Down Static Random Access Memory
A64S06162A-70U - 16M(1M x 16bit) Normal mode & Page mode with Deep Power Down Static Random Access Memory
A64S06162AG-70 - 16M(1M x 16bit) Normal mode & Page mode with Deep Power Down Static Random Access Memory
A64S06162AG-70F - 16M(1M x 16bit) Normal mode & Page mode with Deep Power Down Static Random Access Memory
A64S06162AG-70U - 16M(1M x 16bit) Normal mode & Page mode with Deep Power Down Static Random Access Memory
A64S06162AG-70UF - 16M(1M x 16bit) Normal mode & Page mode with Deep Power Down Static Random Access Memory
A64S0616G - 5ns 1M X 16bit Low Voltage Super RAM
A64S0616G-70 - 1M X 16 Bit Low Voltage Super RAM
A64S0616G-70I - 1M X 16 Bit Low Voltage Super RAM
A64S0616G-85 - 1M X 16 Bit Low Voltage Super RAM
A64S0616G-85I - 1M X 16 Bit Low Voltage Super RAM
A64S9316 - 512k X 16 Bit Low Voltage Super Ram
A64S9316G-70 - 512K X 16 Bit Low Voltage Super RAM
A64S9316G-70I - 512K X 16 Bit Low Voltage Super RAM
A64S9316G-85 - 512K X 16 Bit Low Voltage Super RAM
A64S9316G-85I - 512K X 16 Bit Low Voltage Super RAM
A65H73361 - 128k X 36 & 256k X 18 Late Write Synchronous Fast Sram With Pipelined Data Output
A65H73361P-5 - 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output
A65H73361P-6 - 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output
A65H73361P-7 - 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output
A65H83181 - 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output
A65H83181P-5 - 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output
A65H83181P-6 - 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output
A65H83181P-7 - 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output
A67L0618 - 1m X 18, 512k X 36 Lvttl, Pipelined Zebl Sram
A67L06181 - 1m X 18, 512k X 36 Lvttl, Flow-through Zebl Sram
A67L06181E - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L06181E-10.0 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L06181E-10.0F - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L06181E-7.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L06181E-7.5F - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L06181E-8.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L06181E-8.5F - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L0618E - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-2.6 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-2.6F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-2.8 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-2.8F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-3.2 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-3.2F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-3.5 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-3.5F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-3.8 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-3.8F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-4.2 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0618E-4.2F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636 - 2m X 18, 1m X 36 Lvttl, Pipelined Zebl Sram
A67L06361 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM family employshigh-speed, low-power CMOS designs using an advancedCMOS process.The A67L16181, A67L06361 SRAMs integrateA 2M X 18,1M X 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without the insertionof any wait cycles during Write-Read alternation. The positiveedge triggered single clock input (CLK) controls allsynchronous
A67L06361E - 2m X 18, 1m X 36 Lvttl, Flow-through Zebl Sram
A67L06361E-6.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67L06361E-7.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67L06361E-8.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67L0636E - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-2.6 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-2.6F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-2.8 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-2.8F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-3.2 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-3.2F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-3.5 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-3.5F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-3.8 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-3.8F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-4.2 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L0636E-4.2F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L16181 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67L16181-8.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67L16181E - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67L16181E-6.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67L16181E-7.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67L1618E - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-2.6 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-2.6F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-2.8 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-2.8F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-3.2 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-3.2F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-3.5 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-3.5F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-3.8 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-3.8F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-4.2 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L1618E-4.2F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67L7332 - 256k X 16/18, 128k X 32/36 Lvttl, Pipelined Dba Sram
A67L73321 - 256k X 16/18, 128k X 32/36 Lvttl, Flow-through Dba Sram
A67L73321E-10 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L73321E-11 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L73321E-12 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L7332E-45 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L7332E-5 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L7332E-6 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L7336 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L73361 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L73361E-10 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L73361E-11 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L73361E-12 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L73361E-7.5F - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L83181, A67L73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67L73361E-8.5 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L83181, A67L73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67L7336E - SRAM High Speed Synchronous 4Mb X32
A67L7336E-2.6 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-2.6F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-2.8 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-2.8F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-3.2 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-3.2F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-3.5 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-3.5F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-3.8 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-3.8F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-4 - Cycle Time:7ns; Access Time:4ns; 128K X 32 Lvttl, Pipelined Dba SRAM
A67L7336E-4.2 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-4.2F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L7336E-45 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L7336E-5 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L7336E-6 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8316 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L83161 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L83161E-10 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L83161E-11 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L83161E-12 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L8316E - SRAM High Speed Synchronous 4Mb X16
A67L8316E-4 - Cycle Time:7ns; Access Time:4ns; 256K X 16 Lvttl, Pipelined Dba SRAM
A67L8316E-4.2 - Cycle Time:7ns; Access Time:4.2ns; 256K X 16 Lvttl, Pipelined Dba SRAM
A67L8316E-45 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8316E-5 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8316E-6 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8318 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L83181 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L83181E-10 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L83181E-10.0 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L83181, A67L73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67L83181E-10.0F - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L83181, A67L73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67L83181E-11 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L83181E-12 - 256K X 16/18, 128K X 32/36 LVTTL, Flow-through DBA SRAM
A67L83181E-7.5 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L83181, A67L73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67L83181E-7.5F - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L83181, A67L73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67L83181E-8.5 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L83181, A67L73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67L83181E-8.5F - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L83181, A67L73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67L8318E-2.6 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-2.6F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-2.8 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-2.8F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-3.2 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-3.2F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-3.5F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-3.8 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-3.8F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-4 - Cycle Time:7ns; Access Time:4ns; 256K X 16 Lvttl, Pipelined Dba SRAM
A67L8318E-4.2 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-4.2F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L8318, A67L7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L8318E-45 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8318E-5 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8318E-6 - 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM
A67L8336 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L9318, A67L8336 SRAMs integrateA 512K X 18,256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67L83361E - 512k X 18, 256k X 36 Lvttl, Flow-through Zebl Sram
A67L83361E-10.0 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361E-10.0F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361E-7.5 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361E-7.5F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361E-8.5 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L83361E-8.5F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L8336E - 512k X 18, 256k X 36 Lvttl, Pipelined Zebl Sram
A67L8336E-2.6 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-2.6F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-2.8 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-2.8F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-3.2 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-3.2F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-3.5 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-3.5F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-3.8 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-3.8F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-4.2 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L8336E-4.2F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L93181 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E-10.0 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E-10.0F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E-7.5 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E-7.5F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E-8.5 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93181E-8.5F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM
A67L9318E - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-2.6 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-2.6F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-2.8 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-2.8F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-3.2 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-3.2F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-3.5 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-3.5F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-3.8 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-3.8F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-4.2 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9318E-4.2F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L93361 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67L06181, A67L93361 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all synchro
A67L93361E - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93361E-10.0 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93361E-10.0F - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93361E-7.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93361E-7.5F - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93361E-8.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L93361E-8.5F - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67L9336E - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-2.6 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-2.6F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-2.8 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-2.8F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-3.2 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-3.2F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-3.5 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-3.5F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-3.8 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-3.8F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-4.2 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67L9336E-4.2F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P0618 - 1m X 18, 512k X 36 Lvttl, Pipelined Zebl Sram
A67P06181 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P06181E - 1m X 18, 512k X 36 Lvttl, Flow-through Zebl Sram
A67P06181E-6.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P06181E-7.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P06181E-8.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P0618E - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P0618E-2.6 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P0618E-2.6F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P0618E-2.8 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P0618E-2.8F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P0618E-3.2 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P0618E-3.2F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P0618E-3.5 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P0618E-3.5F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P0618E-3.8 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P0618E-3.8F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P0618E-4.2 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P0618E-4.2F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P0636 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P06361 - 2m X 18, 1m X 36 Lvttl, Flow-through Zebl Sram
A67P06361E - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67P06361E-6.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67P06361E-7.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67P06361E-8.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67P0636E - 2m X 18, 1m X 36 Lvttl, Pipelined Zebl Sram
A67P0636E-2.6 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P0636E-2.6F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P0636E-2.8 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P0636E-2.8F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P0636E-3.2 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P0636E-3.2F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P0636E-3.5 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P0636E-3.5F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P0636E-3.8 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P0636E-3.8F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P0636E-4.2 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P0636E-4.2F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P1618 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P16181-8.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67P16181E - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67P16181E-6.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67P16181E-7.5 - 2M X 18, 1M X 36 LVTTL, Flow-through ZeBL SRAM
A67P1618E - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P1618E-2.6 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P1618E-2.6F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P1618E-2.8 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P1618E-2.8F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P1618E-3.2 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P1618E-3.2F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P1618E-3.5 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P1618E-3.5F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P1618E-3.8 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P1618E-3.8F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P1618E-4.2 - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBL SRAM
A67P1618E-4.2F - 2M X 18, 1M X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P1618, A67P0636 SRAMs integrateA 2M X 18, 1MX 36 SRAM core with advanced synchronous peripheralcircuitry andA 2-bit burst counter. These SRAMs areoptimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous inpu
A67P73361 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P73361E-7.5 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P73361E-7.5F - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P73361E-8.5 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P7336E-2.6 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-2.6F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-2.8 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-2.8F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-3.2 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-3.2F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-3.5 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-3.5F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-3.8 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-3.8F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-4.2 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P7336E-4.2F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P83181E-10.0 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P83181E-10.0F - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P83181E-7.5 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P83181E-7.5F - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P83181E-8.5 - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P83181E-8.5F - 256K X 18, 128K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P83181, A67P73361 SRAMs integrateA 256K X18, 128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P8318E-2.6 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-2.6F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-2.8 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-2.8F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-3.2 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-3.2F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-3.5 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-3.5F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-3.8 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-3.8F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-4.2 - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8318E-4.2F - 256K X 18, 128K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P8318, A67P7336 SRAMs integrateA 256K X 18,128K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchron
A67P8336 - 512k X 18, 256k X 36 Lvttl, Pipelined Zebl Sram
A67P83361 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P83361E-7.5 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P83361E-7.5F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P83361E-8.5 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P8336E - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-2.6 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-2.6F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-2.8 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-2.8F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-3.2 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-3.2F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-3.5 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-3.5F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-3.8 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-3.8F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-4.2 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P8336E-4.2F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P93181E-10.0 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P93181E-10.0F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P93181E-7.5 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P93181E-7.5F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P93181E-8.5 - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P93181E-8.5F - 512K X 18, 256K X 36 LVTTL, Flow-through ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P93181, A67P83361 SRAMs integrateA 512K X18, 256K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK)controls all syn
A67P9318E - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-2.6 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-2.6F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-2.8 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-2.8F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-3.2 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-3.2F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-3.5 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-3.5F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-3.8 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-3.8F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-4.2 - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9318E-4.2F - 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9336 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P93361 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P93361E - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P93361E-6.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P93361E-7.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P93361E-8.5 - 1M X 18, 512K X 36 LVTTL, Flow-through ZeBL SRAM
A67P9336E - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9336E-2.6 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9336E-2.6F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P9336E-2.8 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9336E-2.8F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P9336E-3.2 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9336E-3.2F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P9336E-3.5 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9336E-3.5F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P9336E-3.8 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9336E-3.8F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A67P9336E-4.2 - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBL SRAM
A67P9336E-4.2F - 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAMThe AMIC Zero Bus Latency (ZeBLTM) SRAM familyemploys high-speed, low-power CMOS designs using anadvanced CMOS process.The A67P0618, A67P9336 SRAMs integrateA 1M X 18,512K X 36 SRAM core with advanced synchronousperipheral circuitry andA 2-bit burst counter. These SRAMsare optimized for 100 percent bus utilization without theinsertion of any wait cycles during Write-Read alternation.The positive edge triggered single clock input (CLK) controlsall synchronous
A7101 - 2.4GHz FSK TransceiverThe A7101 isA monolithic CMOS integrated circuitintended for use asA low cost FSK transceiver in wirelessapplications. The device is provided in 48-lead plasticQFN7X7 packaging and is designed to function as acomplete FSK transceiver. It is intended for wirelessapplications in the 2.4GHz to 2.5GHz ISM band. This chipfeaturesA fully programmable frequency synthesizer withintegrated VCO circuitry.
A7121 - 2.4GHz FSK TransceiverA7121 isA monolithic CMOS integrated circuit for wirelessapplications in 2.4GHz ISM band. The device is providedinA 32-lead plastic QFN5X5 packaging and is designed asa complete GFSK transceiver up to 3Mbps data rate. Thechip featuresA fully programmable frequency synthesizerwith integrated VCO circuitry.
A71P024P01Q - 2.4GHz FSK TransceiverThe A7101 isA monolithic CMOS integrated circuitintended for use asA low cost FSK transceiver in wirelessapplications. The device is provided in 48-lead plasticQFN7X7 packaging and is designed to function as acomplete FSK transceiver. It is intended for wirelessapplications in the 2.4GHz to 2.5GHz ISM band. This chipfeaturesA fully programmable frequency synthesizer withintegrated VCO circuitry.
A7301 - 2,4GHz 64Kbps FSK RF TransmitterThe A7301 isA monolithic CMOS integrated circuitintended for use asA low cost FSK transmitter in wirelessapplications. The device is provided inA 32-lead plasticQFN5X5 packaging and is designed asA complete FSKtransmitter. It is intended for wireless applications in the2.4GHz to 2.5GHz ISM band. The chip featuresA fullyprogrammable frequency synthesizer with integrated VCOcircuitry.
A7531 - Switch Matrix 4x2Features􀂄 4x2 Switch Matrix􀂄 Output Load Detector􀂄 Integrated 4 Bit Decoder􀂄 Single Positive Supply: VDD = +5V􀂄 Operating Frequency Range: 950MHz ~ 1450MHz􀂄 Isolation: 35dB (typical)
A8032 - 8 Bit Microcontroller
A8032-12 - 8 Bit Microcontroller
A8032-24 - 8 Bit Microcontroller
A8032-40 - 8 Bit Microcontroller
A8032L-12 - 8 Bit Microcontroller
A8032L-24 - 8 Bit Microcontroller
A8032L-40 - 8 Bit Microcontroller
A81L801 - Stacked Multi-chip Package (mcp) 1 M X 8 Bit / 512k X 16 Bit Boot Sector Flash Memory and 128k X 8 Low Voltage Cmos Sram
A81L801TG-70 - Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM
A81L801TG-70F - Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM
A81L801TG-70I - Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM
A81L801TG-70IF - Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM
A81L801UG-70 - Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM
A81L801UG-70F - Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM
A81L801UG-70I - Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM
A81L801UG-70IF - Stacked Multi-chip Package (MCP) 1 M X 8 Bit / 512K X 16 Bit Boot Sector Flash Memory and 128K x 8 Low Voltage CMOS SRAM
A82DL1622 - Stacked Multi-chip Package (mcp) Flash Memory and Sram, A82dl16x2t(u) 16 Megabit (2mx8 Bit/1mx16 Bit) Cmos 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622TG-70 - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622TG-70F - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622TG-70I - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622TG-70IF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622TG-70U - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622TG-70UF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622UG-70 - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622UG-70F - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622UG-70I - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622UG-70IF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622UG-70U - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1622UG-70UF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1624 - Stacked Multi-chip Package (mcp) Flash Memory and Sram, A82dl16x4t(u) 16 Megabit (2mx8 Bit/1simultaneous Operation Flash Memory and 4m (256kx16 Bit) S
A82DL1624TG-70 - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624TG-70F - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624TG-70I - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624TG-70IF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624TG-70U - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624TG-70UF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70 - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70F - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70I - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70IF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70U - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1624UG-70UF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x4T(U) 16 Megabit (2Mx8 Bit/1Simultaneous Operation Flash Memory and 4M (256Kx16 Bit) S
A82DL1632 - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1632TG-70 - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1632TG-70F - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1632TG-70I - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1632TG-70IF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1632TG-70U - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash
A82DL1632TG-70UF - Stacked Multi-Chip Package (MCP) Flash Memory and SRAM, A82DL16x2T(U) 16 Megabit (2Mx8 Bit/1Mx16 Bit) CMOS 3.3 Volt-only, Simultaneous Operation Flash

Ctrl1 2 345Ctrl