ChipFind - документация

Электронный компонент: AK4112B

Скачать:  PDF   ZIP
ASAHI KASEI
[AK4112B]
MS0078-E-02
2004/04
- 1 -




GENERAL DESCRIPTION
The AK4112B is a digital audio receiver (DIR) compatible with 96kHz, 24bits. The channel status
decoding supports both consumer and professional modes. The AK4112B can automatically detect a
Non-PCM bit stream. When combined with an AK4527B multi channel codec, the two chips provide a
system solution for AC-3 applications. The dedicated pins or a serial P I/F can control the mode setting.
The small package, 28pin VSOP saves the board space.
*AC-3 is a trademark of Dolby Laboratories.
FEATURES
Supports AES/EBU, IEC958, S/PDIF, EIAJ CP1201
Low jitter Analog PLL
PLL Lock Range: 22k~108kHz
Clock Source: PLL or X'tal
4 channel Receivers input and 1 through transmission output
Auxiliary digital input
De-emphasis for 32kHz, 44.1kHz, 48kHz and 96kHz
Dedicated Detect Pins
- Non-PCM Bit Stream Detect Pin
- Validity Flag Detect Pin
- 96kHz Sampling Detect Pin
- Unlock & Parity Error Detect Pin
Supports up to 24bit Audio Data Format
Audio I/F: Master or Slave Mode
32bits Channel Status Buffer
Burst Preamble bit Pc, Pd Buffer for Non-PCM bit stream
Serial P I/F
Two Master Clock Outputs: 128fs/256fs/512fs
Operating Voltage: 2.7 to 3.6V with 5V tolerance
Small Package: 28pin VSOP
Ta: -40~85
C
High Feature 96kHz 24bit DIR
AK4112B
ASAHI KASEI
[AK4112B]
MS0078-E-02
2004/04
- 2 -
Input
Selector
System
Control
Clock
Recovery
Clock
Generator
DAIF
Decoder
AC-3/MPEG
Detect
Error
Detect
DEM
p I/F
Audio
I/F
96kHz
Detect
X'tal
Oscillator
RX1
RX2
RX3
RX4
V/TX
DVDD
DVSS
PDN
AUTO
ERF
P/S="L"
TVDD
LRCK
BICK
SDTO
DAUX
FS96
XTO
XTI
MCKO2
MCKO1
R
AVDD
AVSS
CDTI
CDTO
CCLK
CSN
Serial Control Mode
System
Control
Clock
Recovery
Clock
Generator
DAIF
Decoder
AC-3/MPEG
Detect
Error
Detect
DEM
Audio
I/F
96kHz
Detect
X'tal
Oscillator
RX1
V
DVDD
DVSS
AUTO
ERF
P/S="H"
TVDD
LRCK
BICK
SDTO
DAUX
FS96
XTO
XTI
MCKO2
MCKO1
R
AVDD
AVSS
CM1
CM0
OCKS1
OCKS0
OCKS0
PDN
OCKS1
CM0
CM1
DIF0
DIF1
DIF2
4
Parallel Control Mode
ASAHI KASEI
[AK4112B]
MS0078-E-02
2004/04
- 3 -
Ordering Guide
AK4112BVF
-40 ~ +85 C 28pin
VSOP
(0.65mm
pitch)
Pin Layout

6
5
4
3
2
1
DVDD
DVSS
V/TX
TVDD
XTI
XTO
PDN
7
R
8
Top
View
10
9
AVDD
AVSS
RX1
11
RX2/DIF0
12
13
14
RX3/DIF1
RX4/DIF2
CM0/CDTO
CM1/CDTI
OCKS1/CCLK
OCKS0/CSN
MCKO1
MCKO2
DAUX
BICK
SDTO
LRCK
ERF
FS96
23
24
25
26
27
28
22
21
19
20
18
17
16
15
P/SN
AUTO

ASAHI KASEI
[AK4112B]
MS0078-E-02
2004/04
- 4 -
PIN/FUNCTION
No.
Pin Name
I/O
Function
1
DVDD
-
Digital Power Supply Pin, 3.3V
2
DVSS
-
Digital Ground Pin
3
TVDD
-
Input Buffer Power Supply Pin, 3.3V or 5V
V
O
Validity Flag Output Pin in Parallel Mode
4
TX
O
Transmit channel (through data) Output Pin in Serial Mode
5
XTI
I
X'tal Input Pin
6
XTO
O
X'tal Output Pin
7 PDN
I
Power-Down Mode Pin
When "L", the AK4112B is powered-down and reset.
8 R
-
External Resistor Pin
18k +/-1% resistor to AVSS externally.
9
AVDD
-
Analog Power Supply Pin
10
AVSS
-
Analog Ground Pin
11 RX1
I
Receiver Channel 1
This channel is selected in Parallel Mode or default of Serial Mode.
DIF0
I
Audio Data Interface Format 0 Pin in Parallel Mode
12
RX2
I
Receiver Channel 2 in Serial Mode
DIF1
I
Audio Data Interface Format 1 Pin in Parallel Mode
13
RX3
I
Receiver Channel 3 in Serial Mode
DIF2
I
Audio Data Interface Format 2 Pin in Parallel Mode
14
RX4
I
Receiver Channel 4 in Serial Mode
15 AUTO
O
Non-PCM Detect Pin
"L": No detect, "H": Detect
16
P/S
I
Parallel/Serial Select Pin
"L": Serial Mode, "H": Parallel Mode
17 FS96
O
96kHz Sampling Detect Pin
(RX Mode) "H": fs=88.2kHz or more, "L": fs=54kHz or less.
(X'tal Mode) "H": XFS96=1, "L": XFS96=0.
18 ERF
O
Unlock & Parity Error Output Pin
"L": No Error, "H": Error
19 LRCK
I/O Output
Channel
Clock
Pin
20 SDTO
O Audio
Serial Data Output Pin
21
BICK
I/O
Audio Serial Data Clock Pin
22 DAUX
I Auxiliary
Audio
Data
Input
Pin
23
MCK02
O
Master Clock #2 Output Pin
24
MCK01
O
Master Clock #1 Output Pin
OCKS0
I
Output Clock Select 0 Pin in Parallel Mode
25
CSN
I
Chip Select Pin in Serial Mode
OCKS1
I
Output Clock Select 1 Pin in Parallel Mode
26
CCLK
I
Control Data Clock Pin in Serial Mode
CM1
I
Master Clock Operation Mode Pin0 in Parallel Mode
27
CDTI
I
Control Data Input Pin in Serial Mode
CM0
I
Master Clock Operation Mode Pin1 in Parallel Mode
28
CDTO
O
Control Data Output Pin in Serial Mode
Note 1: All input pins except internal pull-down pins should not be left floating.
ASAHI KASEI
[AK4112B]
MS0078-E-02
2004/04
- 5 -
ABSOLUTE MAXIMUM RATINGS
(AVSS, DVSS=0V; Note 2)
Parameter Symbol
min
max
Units
Power Supplies:


Analog
Digital
Input Buffer
|AVSS-DVSS| (Note 3)
AVDD
DVDD
TVDD
GND
-0.3
-0.3
-0.3
4.6
4.6
6.0
0.3
V
V
V
V
Input Current, Any Pin Except Supplies
IIN
-
10 mA
Input Voltage (Except XTI pin)
Input Voltage (XTI pin)
VIN
VINX
-0.3
-0.3
TVDD+0.3
DVDD+0.3
V
V
Ambient Temperature (power applied)
Ta
-40
85
C
Storage Temperature
Tstg
-65
150
C
Note 2: All voltages with respect to ground.
Note 3: AVSS and DVSS must be connected to the same ground.
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
RECOMMENDED OPERATING CONDITIONS
(AVSS, DVSS=0V;Note 2)
Parameter Symbol
min
typ
max
Units
Power Supplies:

Analog
Digital
Input Buffer
AVDD
DVDD
TVDD
2.7
2.7
DVDD
3.3
3.3
3.3
3.6
AVDD
5.5
V
V
V
Note 2: All voltages with respect to ground.
S/PDIF RECEIVER CHARACTERISTICS
(Ta=25
C; AVDD, DVDD=2.7~3.6V;TVDD=2.7~5.5V)
Parameter Symbol
min
typ
max
Units
Input Resistance
Zin
10
k
Input Voltage
VTH
350
mVpp
Input Hysteresis
VHY
-
130
mV
Input Sample Frequency
fs
22
-
108
kHz
DC CHARACTERISTICS
(Ta=25C; AVDD, DVDD=2.7~3.6V;TVDD=2.7~5.5V; unless otherwise specified)
Parameter Symbol
min
typ
max
Units
Power Supply Current
Normal operation : PDN = "H" (Note 4)
Power down: PDN = "L" (Note 5)


20
10
40
100
mA
A
High-Level Input Voltage (Except XTI pin)
High-Level Input Voltage (XTI pin)
Low-Level Input Voltage
VIH
VIH
VIL
70%DVDD
70%DVDD
DVSS-0.3
-
-
-
TVDD
DVDD
30%DVDD
V
V
V
High-Level Output Voltage (Iout=-400
A)
Low-Level Output Voltage (Iout=400A)
VOH
VOL
DVDD-0.4
-
-
-
-
0.4
V
V
Input Leakage Current
Iin
-
-
10
A
Note 4: AVDD, DVDD=3.3V, TVDD=5.0V, C
L
=20pF, fs=96kHz, X'tal=12.288MHz,
Clock Operation Mode 2, OCKS1=1, OCKS0=0.
AVDD=8mA(typ), DVDD=12mA(typ), TVDD=10
A(typ)
Note 5: RX inputs are open and all digital input pins are held DVDD or DVSS.