ChipFind - документация

Электронный компонент: A8904SLB-T

Скачать:  PDF   ZIP
Absolute Maximum Ratings
Load Supply Voltage, V
BB
. . . . . . . . . . . . 15 V
Output Current
1
, I
OUT . . . . . . . . . . . . . . . . . . . . .
1.4 A
Peak Output Current (Brake)
2
, I
OUT(BRK)
. 3.0 A
Period
2
for I
OUT(BRK)
to fall from
3.0 A to 1.4 A . . . . . . . . . . . . . . . 800 ms
Logic Supply Voltage, V
DD
. . . . . . . . . . . 7.0 V
Logic Input Voltage Range, V
IN
(continuous) . . . . . . -0.3 V to V
DD
+ 0.3 V
(t
w
<30 ns) . . . . . . . -1.0 V to V
DD
+ 1.0 V
Package Power Dissipation, P
D
. . See Graph
Operating Temperature, T
A
. . . -20C to +85C
Junction Temperature
3
, T
J
. . . . . . . . . +150C
Storage Temperature,T
S
. . . . -55C to +150C
1
Output current rating may be restricted to a value
determined by system concerns and factors. These
include: system duty cycle and timing, ambient
temperature, and use of any heatsinking and/or forced
cooling. For reliable operation, the specified maximum
junction temperature should not be exceeded.
2
Peak output current is a transient condition that
occurs during braking when the motor acts as a
generator. The 3 A level is based on the maximum
peak of a sine wave that is damped. The maximum
period between the initial brake being applied and the
current through the drivers falling to 1.4 A should not
exceed 800 ms. See Braking section for more
information.
3
Fault conditions that produce excessive junction
temperature will activate device thermal shutdown
circuitry. These conditions can be tolerated, but should
be avoided.
Data Sheet
26301.5B
The A8904SLB and A8904SLP are three-phase brushless dc motor
controller/drivers designed for applications where accurate control of high-
speed motors is required. The three half-bridge outputs are low on-resistance
n-channel DMOS devices capable of driving up to 1.2 A. The A8904 provides
complete, reliable, self-contained back-EMF sensing, motor startup and
running algorithms. A programmable digital frequency-locked loop speed
control circuit together with the linear current control circuitry provides
precise motor speed regulation.
A serial port allows the user to program various features and modes of
operation, such as the speed control parameters, startup current limit, sleep
mode, direction, and diagnostic modes.
The A8904 is fabricated in Allegro's BCD (Bipolar CMOS DMOS)
process, an advanced mixed-signal technology that combines bipolar, analog
and digital CMOS, and DMOS power devices. The A8904SLB is provided in
a 24-lead wide-body SOIC batwing package. The A8904SLP is provided in a
thin (<1.2 mm), 28-lead SSOP package with an exposed thermal pad. Each
package type is available in a lead-free version (100% matte tin leadframe).
Features
Pin-for-pin replacement for A8902CLBA
Startup commutation circuitry
Sensorless commutation circuitry
Option of external sector data tachometer signal
Option of external speed control
Oscillator operation up to 20 MHz
Programmable overcurrent limit
Transconductance gain options: 500 mA/V or 250 mA/V
Programmable watchdog timer
Directional control
Serial Port Interface
TTL-compatible inputs
System diagnostics data out ported in real time
Dynamic braking through serial port or external terminal
3-PHASE BRUSHLESS DC MOTOR
CONTROLLER/DRIVER WITH BACK-EMF SENSING
8904
A8904SLB
(SOIC)
Always order by complete part number:
Part Number
Package
A8904SLB
24-pin batwing SOIC
A8904SLB-T
24-pin batwing SOIC; Lead-free
A8904SLP
28-pin SSOP with Exposed Thermal Pad
A8904SLP-T
24-pin SSOP with Exposed Thermal Pad; Lead-free
8904
3-PHASE BRUSHLESS DC
MOTOR CONTROLLER/DRIVER
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
2
Functional Block Diagram
(A8904SLB terminal numbers shown)
Copyright 2003 Allegro MicroSystems, Inc.
8904
3-PHASE BRUSHLESS DC
MOTOR CONTROLLER/DRIVER
www.allegromicro.com
3
A8904SLP
(HTSSOP)
* Measured on "High-K" multi-layer PWB per JEDEC Standard
JESD51-7.
Measured on typical two-sided PWB with power tabs (LB
package) or thermal pad (LP package) connected to copper foil
with an area of three square inches (1935 mm
2
). See Applica-
tion Note 29501.5, Improving Batwing Power Dissipation, for
additional information.
LB (SOIC) Package
LP (HTSSOP) Package
8904
3-PHASE BRUSHLESS DC
MOTOR CONTROLLER/DRIVER
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
4
ELECTRICAL CHARACTERISTICS at T
A
= +25C, V
DD
= 5.0 V
Limits
Characteristic
Symbol
Test Conditions
Min.
Typ.
Max.
Units
Logic Supply Voltage
V
DD
Operating
4.5
5.0
5.5
V
Logic Supply Current
I
DD
Operating
--
7.5
10
mA
Sleep mode
--
250
500
A
Undervoltage Threshold
UVLO
Decreasing V
DD
--
3.6
--
V
Increasing V
DD
--
3.9
--
V
Load Supply Voltage
V
BB
Operating
4.0
--
14
V
Load Supply Current
I
BB
Operating
--
4.0
8.0
mA
Sleep mode
--
20
30
A
Thermal Shutdown
T
J
--
165
--
C
Thermal Shutdown Hysteresis
T
J
--
20
--
C
Output Drivers
Output Leakage Current
I
DSX
V
BB
= 14 V, V
OUT
= 14 V, sleep mode
--
200
300
A
V
BB
= 14 V, V
OUT
= 0 V
--
-2.0
-15
A
Total Output ON Resistance
r
DS(on)
I
OUT
= 600 mA
--
1.0
1.4
(source + sink + R
S
)
Output Sustaining Voltage
V
DS(sus)
V
BB
= 14 V, I
OUT
= I
OUT
(MAX), L = 3 mH
14
--
--
V
Clamp Diode Forward Voltage
V
F
I
F
= 1.0 A
--
1.25
1.5
V
Control Logic
Logic Input Voltage
V
IN(0)
SECTOR DATA, RESET, CLK,
--
--
0.8
V
V
IN(1)
CHIP SELECT, OSC
2.0
--
--
V
Logic Input Current
I
IN(0)
V
IN
= 0 V
--
--
-0.5
A
I
IN(1)
V
IN
= 5.0 V
--
--
1.0
A
BRAKE Threshold
V
BRK
1.5
1.75
2.0
V
BRAKE Hysteresis Current
I
BRKL
V
BRK
= 750 mV
--
4.0
--
A
BRAKE Current
I
BRK
Brake set, D2 = 1, I
BRK
= 750 mV
--
20
--
A
DATA Output Voltage
V
OUT(0)
I
OUT
= 500 A
--
--
1.5
V
V
OUT(1)
I
OUT
= -500 A
3.5
--
--
V
C
ST
Current
I
CST
Charging
-9.0
-10
-11
A
Discharging, V
CST
= 2.5 V
--
500
--
A
C
ST
Threshold
V
CSTH
High
2.25
2.5
2.75
V
V
CSTL
Low
0.85
1.0
1.15
V
Filter Current
I
FILTER
Charging
-9.0
-10
-11
A
Discharging
9.0
10
11
A
Leakage, V
FILTER
= 2.5 V
--
--
5.0
nA
Filter Threshold
V
FILTERTH
1.57
1.85
2.13
V
C
D
Current
I
CD
Charging
-18
-20
-22
A
(C
D1
or C
D2
)
Discharging
32
40
48
A
C
D
Current Matching
--
I
CD(DISCHRG)
/I
CD(CHRG)
1.8
2.0
2.2
--
C
D
Threshold
V
CDTH
2.25
2.5
2.75
V
C
D
Input Leakage
I
CDIL
--
--
1.0
A
Continued next page ...
8904
3-PHASE BRUSHLESS DC
MOTOR CONTROLLER/DRIVER
www.allegromicro.com
5
Limits
Characteristic
Symbol
Test Conditions
Min.
Typ.
Max.
Units
C
WD
Current
I
CWD
Charging, D26 = 0, D27 = 0
-9.0
-10
-11
A
Charging, D26 = 0, D27 =1
-18
-20
-22
A
Charging, D26 = 1 D27 = 0
-27
-30
-33
A
Charging, D26 = 1, D27 =1
-36
-40
-44
A
C
WD
Threshold Voltage
V
TL
0.22
0.25
0.28
V
V
TH
2.25
2.5
2.75
V
Max. FLL Oscillator Frequency
f
OSC
20*
--
--
MHz
Oscillator High Duration
ton
20
--
--
ns
Oscillator Low Duration
toff
20
--
--
ns
Maximum Output Current
I
OUT
(MAX)
D3 = 0, D4 = 0, D28 = 0
1.0
1.2
1.4
A
D3 = 0, D4 = 1, D28 = 0
0.9
1.0
1.1
A
D3 = 1, D4 = 0, D28 = 0
500
600
700
mA
D3 = 1, D4 = 1, D28 = 0
--
250
--
mA
D3 = 0, D4 = 0, D28 = 1
500
600
700
mA
D3 = 0, D4 = 1, D28 = 1
415
500
585
mA
D3 = 1, D4 = 0, D28 = 1
--
300
--
mA
D3 = 1, D4 = 1, D28 = 1
--
125
--
mA
Transconductance Gain
g
m
D28 = 1
210
250
290
mA/V
D28 = 0
420
500
580
mA/V
Centertap Resistors
R
CT
5.0
10
13
k
Back-EMF Threshold with respect
--
5.0
20
37
mV
to V
CTAP
at FCOM transition
-5.0
-20
-37
mV
ELECTRICAL CHARACTERISTICS continued
Negative current is defined as coming out of (sourcing) the specified device terminal.
* Operation at an oscillator frequency greater than the specified minimum value is possible but not waranteed.