ChipFind - документация

Электронный компонент: S19201INDUS

Скачать:  PDF   ZIP
Features
Part Number - S19201
Revision 2.7 - May 2000
General Description
AMCC
Preliminary Information - The information contained in this
document is about a product in its sample release phase and
is subject to change without notice at any time. All features
described herein are design goals. Contact AMCC for updates
to this document and the latest product status.
INDUS
PRELIMINARY SUMMARY DATASHEET
STS-192 SONET/SDH INTERLEAVER / DISINTERLEAVER
S19201 Block Diagram
Supports the multiplexing and demultiplexing of
STS-48/STM-16 SONET/SDH signals into an
STS-192/STM-64 SONET/SDH signal.
SONET/SDH low speed side interfaces compatible with
AMCC's STS-48/STM-16 devices.
Supports the transfer of up to four STS-48/STM-16 data
streams, carrying any valid combination of
STS-48c/AU-4-16c, STS-12c/AU-4-4c, or STS-3c/AU-4
SONET/SDH payloads, to other AMCC SONET/SDH
POS/ATM terminating products.
Provisionable for performance monitoring & regeneration.
Terminates & generates SONET/SDH transport/section
overhead layers, with TOH/SOH interfaces in both mux
and demux directions, on the high-speed side.
Provides a 622.08 MHz 16-bit bus interface on the High
Speed line side interface in both the MX and DX directions.
Provides four 155 MHz 16-bit bus interfaces on the low
speed line side in both the MX and DX directions.
Selectable scrambling/descrambling (1+X
6
+X
7
) of
SONET/SDH frame.
16-bit synchronous microprocessor interface for configura-
tion, control, and status monitoring.
Supports Automatic Protection Switching (APS).
192x192 Cross-connect with STS-1 Level granularity.
The S19201 is a highly-integrated VLSI device that provides
for the multiplexing and demultiplexing of STS-48/STM-16
SONET/SDH signals into an STS-192/STM-64 SONET/SDH
signal. When used in conjunction with AMCC's RHINE chip,
the INDUS provides a channelized OC-192 solution down to
STS-48/STS-12/STS-3 signal payloads. When used in con-
junction with AMCC's MISSOURI chip, the INDUS provides a
channelized OC-192 to STS-48/STS-12/STS-3/STS-1
framer/pointer processor solution.
The S19201 provides full section and line overhead process-
ing. It also provides SONET/SDH framing, scram-
bling/descrambling, alarm signal insertion/detection, and bit
interleaved parity (B1/B2) processing.
The S19201 is SONET/SDH standards compliant with
Bellcore GR-253, ITU G.707, and ANSI T1.105 -1995.
A general purpose 16-bit microprocessor interface is pro-
vided for control, and monitoring. The interface supports both
Intel and Motorola type microprocessors, and is capable of
operating in either an interrupt driven or polled-mode configu-
rations.
Applications
ATM switches and Packet over SONET Routers
SONET/SDH Add Drop Multiplexers, Terminal
Multiplexers and Digital Cross Connects
WDM and DWDM
Test equipment
TOH EXTRACT
LI
NE S
I
DE
I
N
TERF
ACE
TOH INSERT
DX_DATA_IN_[15:0]
DX_CLK_IN
DX_DATA_OUT_[1:4]_[15:0]
LBK
SEL
TOH
MONITOR
MX_DATA_IN_[1:4]_[15:0]
MX_DATA_OUT_[15:0]
LOC
DET
M
X
_T
OH
_D
A
T
A
-
I
N
M
X
_T
OH
_C
L
K
_
O
U
T
MX
_
T
O
H
_FR
A
ME
_
O
U
T
D
X
_
T
OH
_
D
A
T
A_
OU
T
D
X
_T
O
H
_
C
LK
_O
U
T
DX
_
T
O
H
_
F
RA
M
E
_
O
U
T
D[1
5
:0
]
A
DDR[
1
2
:
0
]
CS
N
WR
B
(
RW
B
)
RD
Y
B
(
D
T
A
CK
B
)
BU
SM
O
D
E
IN
T
B
MICROPROCESSOR I/F
RS
T
B
AP
S_
I
N
TB
Interleaver
MX_CLK_OUT
UP
CL
K
FRGEN192
FRAMER192
MX_CLK_IN_[1:4]
DX_CLK_OUT[1:4]
DX_SYNC_OUT[1:4]
BUFF
FRM48
x4
x4
FRGEN
x4
X
MONITOR
TOH
X
Disinterleaver
L
I
NE SIDE
INT
E
R
F
ACE
TOH EXTRACT
M
X
_
T
OH_D
A
T
A
_
OUT
M
X
_T
OH
_D
R
O
P
_
C
L
K
M
X
_
T
O
H
_
D
R
O
P_
FR
AM
E
TOH INSERT
DX
_T
O
H
_
D
A
T
A
_
IN[1
:4]
DX
_T
O
H
_
I
NS
_C
L
K
D
X
_T
OH
_I
N
S
_F
R
A
ME
[1:4
]
[1
:4]
[1
:4]
SY
S_
C
L
K_
I
N
SY
S_
SY
N
C
_
I
N
D
X
_R
E
F
_
C
LK
_O
U
T
S19201 STS-192 INTERLEAVER/DISINTERLEAVER
PRELIMINARY SUMMARY DATASHEET
Revision 2.7 - May 2000
AMCC
200 Brickstone Square, Andover, MA 01810 Ph: 978/623-0009 Fax:978/623-0024
Overview and Applications
SONET Processing
The S19201 can be used in either SONET or SDH
applications. On the high-speed side, it interfaces to a
STS-192/STM-64 signal in each direction. On the
low-speed side, it interfaces to four STS-48/STM-16
signals in each direction.
The S19201 can be used in conjuction with AMCC's
RHINE or MISSOURI chips for terminating
STS-48/STM-16 payloads.
In the multiplex direction, the S19201 accepts four
16-bit parallel STS-48/STM-16 (155 Mb/s) signals. The
S19201 locates the STS-48/STM-16 frames, descram-
bles the data, processes the TOH bytes (or SOH bytes
in SDH mode), muxes the four STS-48/STM-16 tribu-
taries.
This muxed signal, or the STS-192 from the demux
input is then selected as the input to the FRGEN192.
The S19201 then generates the TOH bytes (or SOH
bytes in SDH mode), performs frame synchronous
scrambling, and outputs the data onto a 16-bit bus.
In the demultiplex direction, the S19201 accepts a
16-bit wide STS-192/STM-64 signal. The S19201
locates frame in this signal, performs descrambling,
and processes the TOH bytes. This signal is then
selected for disinteleaving. The four tributaries are then
output on four 16-bit parallel interfaces.
A TOH/SOH interface provides direct add/drop capabil-
ity for both Section and Line overhead.
On the multiplex side the S19201 generates section
and line overhead. It performs framing pattern insertion
(A1, A2), scrambling, alarm signal insertion, and gener-
ates section and line Bit Interleaved Parity (B1/B2) for
far-end performance monitoring.
On the Demux side the S19201 processes section and
line overhead. It performs framing (A1, A2), descram-
bling, alarm detection, bit interleaved parity monitoring
(B1/B2), and error count accumulation for performance
monitoring.
High-Speed Interface
On the high-speed side, the S19201 supports 16-bit
parallel high-speed interfaces, operating at 622 MHz,
on both the multiplex and demultiplex side.
Low-Speed Interface
On the low-speed side, the S19201 supports four 16-bit
parallel high-speed interfaces operating at 155 MHz.
TYPICAL APPLICATIONS: S19201 in a STS-192/AU-4-64 channelized System
MX_DATA_OUT[15:0]
SYS_CLK_IN
DX_CLK_IN
DX_DATA_IN[15:0]
SerRxD
SerTxD
Microprocessor
Control
Control
Reference
Clock
Fiber Optic
Transceiver
SONET
Line Side
Interface
DX_LOSEXT
S19201
AMCC
Addr
Data
13
TOH Insertion
and Extraction
OC-192
Line Interface
AMCC S3091/S3092
16
MX_DATA_IN_[1]_[15:0]
DX_DATA_OUT_[1]_[15:0] RHINE/
Multi
Channel
Link Layer
Device
RHINE - IP ROUTER
Switching/
Routing
Logic
MX_CLK_OUT
MISSOURI
RHINE/
MISSOURI
RHINE/
MISSOURI
RHINE/
MISSOURI
MISSOURI - DCS FABRIC
P/S
with
Clk Recovery
&
S/P
SONET RCVR
SONET XMIT
MX_DATA_IN_[2]_[15:0]
DX_DATA_OUT_[2]_[15:0]
MX_DATA_IN_[3]_[15:0]
DX_DATA_OUT_[3]_[15:0]
MX_DATA_IN_[4]_[15:0]
DX_DATA_OUT_[4]_[15:0]