ChipFind - документация

Электронный компонент: A62L256V-55LLU

Скачать:  PDF   ZIP
A62L256 Series
Preliminary
32K X 8 BIT LOW VOLTAGE CMOS SRAM
PRELIMINARY (November, 2001, Version 1.4)
AMIC Technology, Inc.
Document Title
32K X 8 BIT LOW VOLTAGE CMOS SRAM
Revision History
Rev. No. History
Issue Date
Remark
1.0
Initial issue
September 01, 1997
1.1
Modify 28-pin DIP, SOP and TSOP packages outline
January 20, 1998
dimensions.
1.2
Modify 28-pin SOP and TSOP packages outline drawings
June 17, 1998
and dimensions
1.3
Add -LLU type
April 11, 2001
Change operating voltage Vccmax from 3.3V to 3.6V
1.4
Add Product Family in page 1
November 30, 2001
Delete I
CC
item
Add I
CC2
(typ.) I
CCDR
(typ.)
Change I
SB1
(typ.) I
CCDR
(max.)
Change ordering information from I
CC1
to I
CC2
A62L256 Series
Preliminary
32K X 8 BIT LOW VOLTAGE CMOS SRAM
PRELIMINARY (November, 2001, Version 1.4)
2
AMIC Technology, Inc.
Features
n
External Operating Voltage: 2.7V to 3.6V
n
Access times: 55ns (max.): for VCC = 3.0V to 3.6V
70ns (max.): for VCC = 2.7V to 3.6V
n
Current: Operating (I
CC1
): -55 series 18mA (typ.)
-70 series 12mA (typ.)
Standby (I
SB1
): 0.05
A (typ.)
n
Extended operating temperature range: -40 C to
+85 C for -LLU series
n
Full static operation, no clock or refreshing required
n
All inputs and outputs are directly TTL-compatible
n
Common I/O using three-state output
n
Data retention voltage: 2.0V (min.)
n
Available in 28-pin DIP, SOP and TSOP (forward and
reverse type) packages
General Description
The A62L256 is a low operating current 262,144-bit static
random access memory organized as 32,768 words by 8
bits and operates on a low power voltage: 2.7V to 3.6V.
Inputs and three-state outputs are TTL compatible and
allow for direct interfacing with common system bus
structures.
Minimum standby power is drawn by this device when
CE is at a high level, independent of the other input
levels.
Data retention is guaranteed at a power supply voltage
as low as 2.0V.
Product Family
Power Dissipation
Product Family
Operating
Temperature
VCC
Range
Speed
Data Retention
(I
CCDR
, Typ.)
Standby
(I
SB1
, Typ.)
Operating
(I
CC2
, Typ.)
Package
Type
A62L256
-40
C ~ +85
C 2.7V~3.6V
55ns / 70ns
0.02
A
0.05
A
1mA
28L DIP
28L SOP
28L TSOP
1. Typical values are measured at VCC = 3.0V, T
A
= 25
C and not 100% tested.
2. Data retention current VCC = 2.0V.
Pin Configurations
n
DIP
n
SOP
n
TSOP
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O
0
I/O
1
I/O
2
GND
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
CE
OE
A11
A9
A8
A13
WE
VCC
A10
A62L256
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O
0
I/O
1
I/O
2
GND
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
CE
OE
A11
A9
A8
A13
WE
VCC
A10
A62L256M
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
A62L256V
1
9
28
20
A11
2
3
4
5
6
7
8
10
11
12
13
14
A9
A8
A13
A14
A12
A7
A6
A5
A4
A3
27
26
25
24
23
22
21
19
18
17
16
15
I/O
6
I/O
5
I/O
4
I/O
3
VSS
I/O
2
I/O
1
I/O
0
A0
A1
A2
A10
VCC
I/O
7
OE
WE
CE
A62L256R
1
9
28
20
A4
2
3
4
5
6
7
8
10
11
12
13
14
A5
A6
A7
VCC
A13
A8
A9
A11
27
26
25
24
23
22
21
19
18
17
16
15
I/O
0
I/O
1
I/O
2
VSS
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
A10
A2
A14
A0
A3
A12
A1
WE
OE
CE
~~
~~
~~
~~
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
3
AMIC Technology, Inc.
Block Diagram
ROW
DECODER
512 X 512
MEMORY ARRAY
COLUMN I/O
COLUMN DECODER
INPUT
DATA
CIRCUIT
CONTORL
CIRCUIT
VCC
GND
A10
A4
A0
CE
OE
WE
I/O
7
I/O
0
A14
A11
A9
A5
Pin Descriptions - DIP/SOP
Pin No.
Symbol
Description
1-10, 21, 23-26
A0 - A14
Address Input
11-13, 15-19
I/O
0
- I/O
7
Data Input/Output
14
GND
Ground
20
CE
Chip Enable
22
OE
Output Enable
27
WE
Write Enable
28
VCC
Power Supply
Pin Description-TSOP
Pin No.
Symbol
Description
1
OE
Output Enable
2-5, 8-17, 28
A0 - A14
Address Input
7
VCC
Power Supply
6
WE
Write Enable
18-20, 22-26
I/O
0
- I/O
7
Data Input/Output
21
GND
Ground
27
CE
Chip Enable
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
4
AMIC Technology, Inc.
Recommended DC Operating Conditions

(T
A
= 0
C to + 70
C or -40
C to +85
C)
Symbol
Parameter
Min.
Typ.
Max.
Unit
VCC
Supply Voltage
2.7
3.0
3.6
V
GND
Ground
0
0
0
V
V
IH
Input High Voltage
VCC * 0.7
-
VCC + 0.3
V
V
IL
Input Low Voltage
-0.3
0
+0.3
V
Absolute Maximum Ratings*

VCC to GND . . . . . . . . . . . . . . . . . . . . . -0.5V to +3.6V
IN, IN/OUT Volt to GND . . . . . . . . . -0.5V to VCC + 0.5V
Operating Temperature, Topr . . . . . . . . . . 0
C to +70
C
Storage Temperature, Tstg . . . . . . . . . -55
C to +125
C
Power Dissipation, P
T
. . . . . . . . . . . . . . . . . . . . . 0.7W
Soldering Temp. & Time . . . . . . . . . . . . . 260
C, 10 sec
*Comments

Stresses above those listed under "Absolute Maximum
Ratings" may cause permanent damage to the device.
These are stress ratings only. Functional operation of this
device at these or any other conditions above those
indicated in the operational sections of this specification
is not implied and exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
DC Electrical Characteristics
(T
A
= 0
C to + 70
C or -40 C to +85 C, VCC = 2.7V to 3.6V, GND = 0V)
Symbol
Parameter
A62L256-55LL/55LLU
A62L256-70LL/70LLU
Unit
Conditions
Min.
Typ.
Max.
Min.
Typ.
Max.
I
LI
Input Leakage
Current
-
-
1
-
-
1
A
V
IN
= GND to VCC
I
LO
Output Leakage
Current
-
-
1
-
-
1
A
CE = V
IH
or WE = V
IL
V
I/O
= GND to VCC
I
CC1
Dynamic
Operating Current
-
*18
25
-
**12
20
mA
Min. Cycle, Duty = 100%
CE = V
IL
, I
I/O
= 0mA
I
CC2
Dynamic
Operating Current
-
1
3
-
1
3
mA
CE = V
IL
, V
IH
= VCC
V
IL
= 0V, f = 1 MHz
I
I/O
= 0 mA
Typical values are measured at VCC = 3.0V, T
A
= 25
C and not 100% tested.
* Testing condition : T
A
= 25
C, VCC = 3.0V, Cycle Time = 55 ns
** Testing condition : T
A
= 25
C, VCC = 3.0V, Cycle Time = 70 ns
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
5
AMIC Technology, Inc.
DC Electrical Characteristics (continued)
Symbol
Parameter
A62L256-55LL/70LL
A62L256-55LLU/70LLU
Unit
Conditions
Min.
Typ.
Max.
Min.
Typ.
Max.
I
SB
Supply Current
-
-
50
-
-
50
A
CE = V
IH
I
SB1
Standby Power
-
0.05
2
-
0.05
5
A
CE
VCC - 0.2V
V
IN
0V
V
OL
Output Low
Voltage
-
-
0.3
-
-
0.3
V
I
OL
= 2.1mA
V
OH
Output High
Voltage
VCC - 0.3
-
-
VCC - 0.3
-
-
V
I
OH
= -1.0mA
Typical values are measured at VCC = 3.0V, T
A
= 25
C and not 100% tested.
Truth Table
Mode
CE
OE
WE
I/O Operation
Supply Current
Standby
H
X
X
High Z
I
SB
, I
SB1
Output Disable
L
H
H
High Z
I
CC
, I
CC1
, I
CC2
Read
L
L
H
D
OUT
I
CC
, I
CC1
, I
CC2
Write
L
X
L
D
IN
I
CC
, I
CC1
, I
CC2
Note: X: H or L
Capacitance
(T
A
= 25
C, f = 1.0 MHz)
Symbol
Parameter
Min.
Max.
Unit
Conditions
C
IN
*
Input Capacitance
6
pF
V
IN
= 0V
C
I/O
*
Input/Output Capacitance
8
pF
V
I/O
= 0V
These parameters are sampled and not 100% tested.
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
6
AMIC Technology, Inc.
AC Characteristics
(T
A
= 0
C to +70
C or -40 C to +85 C)
Symbol
Parameter
A62L256-55LL/LLU
(VCC = 3.0V to 3.6V)
A62L256-70LL/LLU
(VCC = 2.7V to 3.6V)
Unit
Min.
Max.
Min.
Max.
Read Cycle
t
RC
Read Cycle Time
55
-
70
-
ns
t
AA
Address Access Time
-
55
-
70
ns
t
ACE
Chip Enable Access Time
-
55
-
70
ns
t
OE
Output Enable to Output Valid
-
30
-
35
ns
t
CLZ
Chip Enable to Output in Low Z
10
-
10
-
ns
t
OLZ
Output Enable to Output in Low Z
5
-
5
-
ns
t
CHZ
Chip Disable to Output in High Z
-
20
-
25
ns
t
OHZ
Output Disable to Output in High Z
-
20
-
25
ns
t
OH
Output Hold from Address Change
5
-
10
-
ns
Write Cycle
t
WC
Write Cycle Time
55
-
70
-
ns
t
CW
Chip Enable to End of Write
50
-
60
-
ns
t
AS
Address Set up Time
0
-
0
-
ns
t
AW
Address Valid to End of Write
50
-
60
-
ns
t
WP
Write Pulse Width
40
-
50
-
ns
t
WR
Write Recovery Time
0
-
0
-
ns
t
WHZ
Write to Output in High Z
-
25
-
25
ns
t
DW
Data to Write Time Overlap
25
-
30
-
ns
t
DH
Data Hold from Write Time
0
-
0
-
ns
t
OW
Output Active from End of Write
5
-
5
-
ns
Notes: t
CHZ
, t
OHZ
and t
WHZ
are defined as the time at which the outputs achieve the open circuit condition and are not
referred to output voltage levels.
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
7
AMIC Technology, Inc.
Timing Waveforms

Read Cycle 1
(1)
t
RC
t
AA
t
OH
Address
D
OUT
t
OHZ5
t
CHZ5
t
ACE
t
CLZ5
t
OLZ5
t
OE
CE
OE
Read Cycle 2
(1, 2, 4)
t
RC
t
OH
t
AA
t
OH
Address
D
OUT
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
8
AMIC Technology, Inc.
Timing Waveforms (continued)

Read Cycle 3
(1, 3, 4)
t
CLZ 5
t
ACE
t
CHZ 5
CE
D
OUT
Notes: 1. WE is high for Read Cycle.
2. Device is continuously enabled, CE = V
IL
.
3. Address valid prior to or coincident with CE transition low.
4. OE = V
IL
.
5. Transition is measured
500mV from steady state. This parameter is sampled and not 100% tested.

Write Cycle 1
(6)
(Write Enable Controlled)
t
WC
Address
CE
D
IN
t
OW 7
t
DH
t
DW
t
WHZ 7
t
WP2
t
AS1
(4)
t
CW5
t
AW
t
WR3
WE
D
OUT
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
9
AMIC Technology, Inc.
Timing Waveforms (continued)

Write Cycle 2
(6)
(Chip Enable Controlled)
t
WC
Address
CE
D
IN
t
DH
t
DW
(4)
t
CW5
t
AW
t
WR3
WE
D
OUT
t
WHZ7
t
WP2
t
AS1
Notes: 1. t
AS
is measured from the address valid to the beginning of Write.
2. A Write occurs during the overlap (t
WP
) of a low CE and a low WE .
3. t
WR
is measured form the earliest of CE or WE going high to the end of the Write cycle.
4. If the CE low transition occurs simultaneously with the WE low transition or after the WE transition, outputs
remain in a high impedance state.
5. t
CW
is measured from the later of CE going low to the end of Write.
6. OE level is high or low.
7. Transition is measured
500mV from steady. This parameter is sampled and not 100% tested.
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
10
AMIC Technology, Inc.
AC Test Conditions
Input Pulse Levels
0V, VCC
Input Rise And Fall Time
5 ns
Input and Output Timing Reference Levels
VCC/2
Output Load
See Figure 1
30pF
* Including scope and jig.
C
L
Figure 1. Output Load

Data Retention Characteristics
(T
A
= 0
C to 70
C or -40 C to +85 C)
Symbol
Parameter
Min.
Typ.
Max.
Unit
Conditions
V
DR
VCC for Data Retention
2.0
-
3.6
V
CE
VCC - 0.2V

LL-version
-
0.02
0.5
I
CCDR

Data Retention Current
LLU-version
-
0.02
2
A
VCC = 2V,
CE
VCC - 0.2V
V
IN
0V
t
CDR
Chip Disable to Data Retention Time
0
-
ns
See Retention Waveform
t
R
Operation Recovery Time
t
RC
-
ns
Typical values are measured at T
A
= 25
C.
Low VCC Data Retention Waveform
VCC
t
CDR
V
IH
3.0V
t
R
V
IH
3.0V
DATA RETENTION MODE
VCC
2.0V
CE
VCC - 0.2V
CE
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
11
AMIC Technology, Inc.
Ordering Information
Part No.
Access Time (ns)
Operating Current (I
CC2
)
Max. (mA)
Standby Current (I
SB1
)
Max. (
A
)
Package
A62L256-55LL
3
2
28L DIP
A62L256M-55LL
55
3
2
28L SOP
A62L256V-55LL
3
2
28L TSOP (Forward)
A62L256R-55LL
3
2
28L TSOP (Reverse)
A62L256-70LL
3
2
28L DIP
A62L256M-70LL
70
3
2
28L SOP
A62L256V-70LL
3
2
28L TSOP (Forward)
A62L256R-70LL
3
2
28L TSOP (Reverse)
A62L256-55LLU
3
5
28L DIP
A62L256M-55LLU
55
3
5
28L SOP
A62L256V-55LLU
3
5
28L TSOP (Forward)
A62L256R-55LLU
3
5
28L TSOP (Reverse)
A62L256-70LLU
3
5
28L DIP
A62L256M-70LLU
70
3
5
28L SOP
A62L256V-70LLU
3
5
28L TSOP (Forward)
A62L256R-70LLU
3
5
28L TSOP (Reverse)
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
12
AMIC Technology, Inc.
Package Information

P-DIP 28L Outline Dimensions
unit: inches/mm
1
28
E
1
S
A
2
A
L
E
e
A
D
C
B
1
B
A
1
Base Plane
Seating Plane
14
15
e
1
Dimensions in inches
Dimensions in mm
Symbol
Min
Nom
Max
Min
Nom
Max
A
-
-
0.210
-
-
5.33
A
1
0.010
-
-
0.25
-
-
A
2
0.150
0.155
0.160
3.81
3.94
4.06
B
0.016
0.018
0.022
0.41
0.46
0.56
B
1
0.058
0.060
0.064
1.47
1.52
1.63
C
0.008
0.010
0.014
0.20
0.25
0.36
D
-
1.460
1.470
-
37.08
37.34
E
0.590
0.600
0.610
14.99
15.24
15.49
E
1
0.540
0.545
0.550
13.72
13.84
13.97
e
1
0.090
0.100
0.110
2.29
2.54
2.79
L
0.120
0.130
0.140
3.05
3.30
3.56
0
-
15
0
-
15
e
A
0.630
0.650
0.670
16.00
16.51
17.02
S
-
-
0.090
-
-
2.29
Notes:
1. The maximum value of dimension D includes end flash.
2. Dimension E
1
does not include resin fins.
3. Dimension S includes end flash.
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
13
AMIC Technology, Inc.
Package Information

SOP (W.B.) 28L Outline Dimensions
unit: inches/mm
1
E
H
L
L
1
c
14
See Detail F
Detail F
B
15
28
A
1
A
2
A
S
D
Seating Plane
D y
e
y

Dimensions in inches
Dimensions in mm
Symbol
Min
Nom
Max
Min
Nom
Max
A
-
-
0.112
-
-
2.85
A
1
0.004
-
-
0.10
-
-
A
2
0.093
0.098
0.103
2.36
2.49
2.62
B
0.014
0.016
0.020
0.36
0.41
0.51
C
0.008
0.010
0.012
0.20
0.25
0.30
D
-
0.713
0.728
-
18.11
18.49
E
0.326
0.331
0.336
8.28
8.41
8.53
e
0.044
0.050
0.056
1.12
1.27
1.42
H
0.453
0.465
0.477
11.51
11.81
12.12
L
0.028
0.036
0.044
0.71
0.91
1.12
L
1
0.059
0.067
0.075
1.50
1.70
1.91
S
-
-
0.047
-
-
1.19
y
-
-
0.004
-
-
0.10
0
-
8
0
-
8
Notes:
1. The maximum value of dimension D includes end flash.
2. Dimension E does not include resin fins.
3. Dimension S includes end flash.
A62L256 Series
PRELIMINARY (November, 2001, Version 1.4)
14
AMIC Technology, Inc.
Package Information

TSOP 28L TYPE I (8 X 13.4mm) Outline Dimensions
unit: inches/mm


Dimensions in inches
Dimensions in mm
Symbol
Min
Nom
Max
Min
Nom
Max
A
-
-
0.049
-
-
1.25
A
1
0.002
-
-
0.05
-
-
A
2
0.037
0.039
0.041
0.95
1.00
1.05
b
0.007
0.009
0.011
0.17
0.22
0.27
c
0.005
-
0.008
0.12
-
0.21
E
0.311
0.315
0.319
7.90
8.00
8.10
L
0.012
0.020
0.028
0.30
0.50
0.70
D
0.520
0.528
0.536
13.20
13.40
13.60
D
1
0.461
0.465
0.469
11.70
11.80
11.90
e
0.022 BSC
0.55 BSC
S
0.017 TYP
0.425 TYP
y
-
-
0.004
-
-
0.10
0
-
5
0
-
5
Notes:
1. The maximum value of dimension D
1
includes end flash.
2. Dimension E does not include resin fins.
3. Dimension S includes end flash.
D
1
E
e
D
L
A
A
2
c
Detail "A"
D
y
Detail "A"
S
A
1
b
28
15
1
14