ChipFind - документация

Электронный компонент: ALQ07FY48

Скачать:  PDF   ZIP
North America (USA): 1-888-41-ASTEC
Europe (UK): 44 (1384) 842-211Asia (HK): 852-2437-9662
1
Special Features
Electrical Specs
Special Features
7 Amps
High efficiency (82% Typical)
-40C to +85C Ambient Operation (with
airflow)
Industry standard package
1.45" x 2.28" x 0.43"
High capacitive load limit on start-up
Basic insulation
Regulation to zero load
Fixed frequency switching (360KHz)
Input
Input Range
36 to 75 VDC
Input Surge
100V /100ms
Efficiency
82% Typ
Output
Load Regulation
15mV max
Line Regulation
8mV max
Cross Regulation
0.5% of Vo nom
Voltage Tolerance
1%
Noise/Ripple
50mV max
Transient Response
5% max deviation with 50% to 75% load
200s (max) recovery
Overvoltage Protection
5Vmax for 3.3Vo, 2.26V max for 1.5Vo,
1.8V max for 1.2Vo , 2.6V max for 1.8V0
Current Limit
15A max for Io1 + Io2
Switching Frequency
360KHz (typ)
Control
Voltage Adjust
80 to 110%
Enable
TTL compatible
(positive & negative enable options)
Ambient air operating temperature range:
-40C to +85C (with airflow)
Storage temperature: -55C to +125C
Overtemperature protection: 101C
MTBF: > 1 million hour
UL
60950
CSA
TUV
EN60950
Environmental
Total Power:
30W
Input Voltages:
48V
No. of Outputs:
Dual
Safety
ALQ07-D
Dual output Quarter Brick
EUROPE
Astec House, Waterfront Business Park
Merry Hill, Dudley
West Midlands, DY5 1LX, UK
Telephone: 44 (1384) 842-211
Facsimile: 44 (1384) 843-355
AMERICAS
5810 Van Allen Way
Carlsbad, CA 92008
Telephone: 760-930-4600
Facsimile: 760-930-0698
2
Ordering Information
www.astecpower.com
ASIA
Units 2111-2116, Level 21
Tower1, Metroplaza
223, Hing Fong Road
Fwai Fong, New Territories
Hong Kong
Telephone: 852-2437-9662
Facsimile: 852-2402-4426
Input
Output
Output
Output
Output
Efficiency Model Number
Voltage
Voltage1
Current1
Voltage2
Current2
36V to 75V
3.3V
6A*
1.5V
7A*
82% Typ
ALQ07FM48
36V to 75V
3.3V
6A*
1.2V
7A*
82% Typ
ALQ07FK48
36V to 75V
3.3V
6A*
1.8V
7A*
82% Typ
ALQ07FY48
Notes:
Enable Function
"N" = negative logic enable (without "N" = positive enable)
* Io1 + Io2
10
Pin Assignments
Notes:
Astec reserves the right to make changes to the information
contained herein without notice and assumes no liability of its use
and application.
REV 02: Oct 2003