R0201-BS62LV2007
Revision 2.0
April 2002
1
BS62LV2007
PIN CONFIGURATIONS
A17
Very Low Power/Voltage CMOS SRAM
256K X 8 bit
Wide Vcc operation voltage : 2.4V ~ 5.5V
Very low power consumption :
Vcc = 3.0V
C-grade : 20mA (Max.) operating current
I- grade : 25mA (Max.) operating current
0.1uA (Typ.) CMOS standby current
Vcc = 5.0V C-grade : 35mA (Max.) operating current
I- grade : 40mA (Max.) operating current
0.6uA (Typ.) CMOS standby current
High speed access time :
-70 70ns(Max.) at Vcc = 3.0V
-10
100ns(Max.) at Vcc = 3.0V
Automatic power down when chip is deselected
Three state outputs and TTL compatible
Fully static operation
Data retention supply voltage as low as 1.5V
Easy expansion with CE2, CE1, and OE options
The BS62LV2007 is a high performance , very low power CMOS
Static Random Access Memory organized as 262,144 words by 8 bits
and operates in a wide range of 2.4V to 5.5V supply voltage.
Advanced CMOS technology and circuit techniques provide both high
speed and low power features with a typical CMOS standby current of
0.1uA and maximum access time of 70ns in 3V operation.
Easy memory expansion is provided by an active LOW chip
enable (CE1), an active HIGH chip enable (CE2), and active LOW
output enable (OE) and three-state output drivers.
The BS62LV2007 has an automatic power down feature, reducing the
power consumption significantly when chip is deselected.
The BS62LV2007 is available in the JEDEC standard 36 ball Mini
BGA 6x8 mm.
DESCRIPTION
FEATURES
BLOCK DIAGRAM
PRODUCT FAMILY
Brilliance Semiconductor Inc
. reserves the right to modify document contents without notice.
Address
Input
Buffer
Row
Decoder
Memory Array
1024 x 2048
Column I/O
Write Driver
Sense Amp
Column Decoder
Data
Buffer
Output
Address Input Buffer
A8 A3 A2 A1
A10
Data
Buffer
Input
Control
Gnd
Vdd
OE
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
A16
A5
A4
A6
A7
A15
A13
8
8
8
8
16
256
2048
1024
20
A14
A12
A9
A11
A0
OE
WE
CE1
CE2
BSI
POWER DISSIPATION
SPEED
(ns)
STANDBY
(I
CCSB1
, Max)
Operating
(I
CC
, Max)
PRODUCT
FAMILY
OPERATING
TEMPERATURE
Vcc
RANGE
Vcc=
3.0V
Vcc=
5.0V
Vcc=
3.0V
Vcc=
5.0V
Vcc=
3.0V
PKG
TYPE
BS62LV2007HC 0
O
C to +70
O
C
70/100
6 uA
0.7 uA
35 mA
20 mA
BS62LV2007HI -40
O
C to +85
O
C
2.4V ~5.5V
70/100
25 uA
1.5 uA
40 mA
25 mA
BGA-36-
0608
R0201-BS62LV2007
Revision 2.0
April 2002
2
BS62LV2007
R0201-BS62LV2007
Name
Function
A0-A17 Address Input
These 18 address inputs select one of the 262,144 x 8-bit words in the RAM
CE1 Chip Enable 1 Input
CE2 Chip Enable 2 Input
CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when
data read from or write to the device. If either chip enable is not active, the device is
deselected and is in a standby power mode. The DQ pins will be in the high
impedance state when the device is deselected.
WE Write Enable Input
The write enable input is active LOW and controls read and write operations. With the
chip selected, when WE is HIGH and OE is LOW, output data will be present on the
DQ pins; when WE is LOW, the data present on the DQ pins will be written into the
selected memory location.
OE Output Enable Input
The output enable input is active LOW. If the output enable is active while the chip is
selected and the write enable is inactive, data will be present on the DQ pins and they
will be enabled. The DQ pins will be in the high impedance state when OE is inactive.
DQ0 DQ7 Data Input/Output
Ports
These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc
Power Supply
Gnd
Ground
TRUTH TABLE
PIN DESCRIPTIONS
BSI
C
IN
Input
Capacitance
V
IN
=0V
6
pF
C
DQ
Input/Output
Capacitance
V
I/O
=0V
8
pF
RANGE
AMBIENT
TEMPERATURE
Vcc
Commercial
0
O
C to +70
O
C
2.4V ~ 5.5V
Industrial
-40
O
C to +85
O
C
2.4V ~ 5.5V
ABSOLUTE MAXIMUM RATINGS
(1)
OPERATING RANGE
CAPACITANCE
(1)
(TA = 25
o
C, f = 1.0 MHz)
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these
or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
reliability.
1. This parameter is guaranteed and not 100% tested.
SYMBOL
PARAMETER
RATING
UNITS
V
TERM
Terminal Voltage with
Respect to GND
-0.5 to
Vcc+0.5
V
T
BIAS
Temperature Under Bias
-40 to +125
O
C
T
STG
Storage Temperature
-60 to +150
O
C
P
T
Power Dissipation
1.0
W
I
OUT
DC Output Current
20
mA
MODE
WE
CE1
CE2
OE
I/O OPERATION
Vcc CURRENT
X
H
X
X
Not selected
(Power Down)
X
X
L
X
High Z
I
CCSB
, I
CCSB1
Output Disabled
H
L
H
H
High Z
I
CC
Read
H
L
H
L
D
OUT
I
CC
Write
L
L
H
X
D
IN
I
CC
SYMBOL
PARAMETER
CONDITIONS
MAX.
UNIT
R0201-BS62LV2007
Revision 2.0
April 2002
3
BS62LV2007
BSI
SYMBOL
PARAMETER
TEST CONDITIONS
MIN. TYP.
(1)
MAX.
UNITS
V
DR
Vcc for Data Retention
CE1 Vcc - 0.2V, CE2 0.2V,
V
IN
Vcc - 0.2V or V
IN
0.2V
1.5 -- --
V
I
CCDR
Data Retention Current
CE1 Vcc - 0.2V, CE2 0.2V,
V
IN
Vcc - 0.2V or V
IN
0.2V
-- 0.01 0.5
uA
t
CDR
Chip Deselect to Data
Retention Time
0 -- --
ns
t
R
Operation Recovery Time
See Retention Waveform
T
RC
(2)
-- --
ns
PARAMETER
NAME
PARAMETER
TEST CONDITIONS
MIN. TYP.
(1)
MAX.
UNITS
Vcc=3.0V
V
IL
Guaranteed Input Low
Voltage
(2)
Vcc=5.0V
-0.5 -- 0.8 V
Vcc=3.0V
2.0
V
IH
Guaranteed Input High
Voltage
(2)
Vcc=5.0V
2.2
-- Vcc+0.2 V
I
IL
Input Leakage Current
Vcc = Max, V
IN
= 0V to Vcc
-- -- 1 uA
I
LO
Output
Leakage
Current
Vcc = Max, CE1= V
IH
, CE2= V
IL,
or
OE = V
IH
, V
I/O
= 0V to Vcc
-- -- 1 uA
Vcc=3.0V
V
OL
Output Low Voltage
Vcc = Max, I
OL
= 2mA
Vcc=5.0V
-- -- 0.4 V
Vcc=3.0V
V
OH
Output High Voltage
Vcc = Min, I
OH
= -1mA
Vcc=5.0V
2.4
-- -- V
Vcc=3.0V
-- -- 20
I
CC
Operating Power Supply
Current
CE1 = V
IL
, or CE2 = V
IH
,
I
DQ
= 0mA, F = Fmax
(3)
Vcc=5.0V
-- -- 35
mA
Vcc=3.0V
-- -- 1
I
CCSB
Standby
Current-TTL
CE1 = V
IH
, or CE2 = V
IL
,
I
DQ
= 0mA
Vcc=5.0V
-- -- 2
mA
Vcc=3.0V
-- 0.1 0.7
I
CCSB1
Standby
Current-CMOS
CE1Vcc-0.2V, CE20.2V,
V
IN
Vcc-0.2V or V
IN
0.2V
Vcc=5.0V
-- 0.6 6
uA
1. Typical characteristics are at TA = 25
o
C.
2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
3. Fmax = 1/t
RC
.
DATA RETENTION CHARACTERISTICS
( TA = 0
o
C to + 70
o
C )
1. Vcc = 1.5V, T
A
= + 25
O
C
2. t
RC
= Read Cycle Time
DC ELECTRICAL CHARACTERISTICS
( TA = 0
o
C to + 70
o
C )
LOW V
CC
DATA RETENTION WAVEFORM (1)
( CE1 Controlled )
CE1
Data Retention Mode
Vcc
t
CDR
Vcc
t
R
V
IH
V
IH
Vcc
V
DR
1.5V
CE1 Vcc - 0.2V
LOW V
CC
DATA RETENTION WAVEFORM (2)
( CE2 Controlled )
CE2
Data Retention Mode
Vcc
t
CDR
Vcc
t
R
V
IL
V
IL
Vcc
V
DR
1.5V
CE2 0.2V
R0201-BS62LV2007
Revision 2.0
April 2002
4
BS62LV2007
R0201-BS62LV2007
JEDEC
PARAMETER
NAME
PARAMETER
NAME
DESCRIPTION
BS62LV2007-70
MIN. TYP. MAX.
BS62LV2007-10
MIN. TYP. MAX.
UNIT
t
AVAX
t
RC
Read Cycle Time
70
--
--
100
--
--
ns
t
AVQV
t
AA
Address Access Time
--
--
70
--
--
100
ns
t
E1LQV
t
ACS1
Chip Select Access Time
(CE1)
--
--
70
--
--
100
ns
t
E2HOV
t
ACS2
Chip Select Access Time
(CE2)
--
--
70
--
--
100
ns
t
GLQV
t
OE
Output Enable to Output Valid
--
--
35
--
--
50
ns
t
E1LQX
t
CLZ1
Chip Select to Output Low Z
(CE1)
10
--
--
15
--
--
ns
t
E2HOX
t
CLZ2
Chip Select to Output Low Z
(CE2)
10
--
--
15
--
--
ns
t
GLQX
t
OLZ
Output Enable to Output in Low Z
10
--
--
15
--
--
ns
t
E1HQZ
t
CHZ1
Chip Deselect to Output in High Z
(CE1)
0
--
35
0
--
40
ns
t
E2HQZ
t
CHZ1
Chip Deselect to Output in High Z
(CE2)
0
--
35
0
--
40
ns
t
GHQZ
t
OHZ
Output Disable to Output in High Z
0
--
30
0
--
35
ns
t
AXOX
t
OH
Output Disable to Output Address Change
10
--
--
15
--
--
ns
Input Pulse Levels
Input Rise and Fall Times
Input and Output
Timing Reference Level
Vcc/0V
1V/ns
0.5Vcc
AC ELECTRICAL CHARACTERISTICS
( TA = 0
o
C to + 70
o
C, Vcc = 3.0V )
READ CYCLE
AC TEST CONDITIONS
AC TEST LOADS AND WAVEFORMS
KEY TO SWITCHING WAVEFORMS
WAVEFORM
INPUTS
OUTPUTS
MUST BE
STEADY
MAY CHANGE
FROM H TO L
DON T CARE:
ANY CHANGE
PERMITTED
DOES NOT
APPLY
MUST BE
STEADY
WILL BE
CHANGE
FROM H TO L
CHANGE :
STATE
UNKNOWN
CENTER
LINE IS HIGH
IMPEDANCE
"OFF "STATE
MAY CHANGE
FROM L TO H
WILL BE
CHANGE
FROM L TO H
,
BSI
667
THEVENIN EQUIVALENT
ALL INPUT PULSES
10%
90%
Vcc
GND
5ns
90%
10%
1.73V
OUTPUT
FIGURE 2
3.3V
OUTPUT
INCLUDING
JIG AND
SCOPE
1269
1404
5PF
FIGURE 1B
3.3V
INCLUDING
JIG AND
SCOPE
1269
100PF
FIGURE 1A
1404
OUTPUT
R0201-BS62LV2007
Revision 2.0
April 2002
5
BS62LV2007
R0201-BS62LV2007
NOTES:
1. WE is high for read Cycle.
2. Device is continuously selected when CE1 = V
IL
and CE2= V
IH.
3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
4. OE = V
IL
.
5. Transition is measured 500mV from steady state with C
L
= 5pF as shown in Figure 1B.
The parameter is guaranteed but not 100% tested.
BSI
READ CYCLE3
(1,4)
READ CYCLE2
(1,3,4)
SWITCHING WAVEFORMS (READ CYCLE)
READ CYCLE1
(1,2,4)
t
RC
t
OH
t
AA
D
OUT
ADDRESS
t
OH
t
CLZ
(5)
D
OUT
CE2
CE1
(5)
t
ACS2
t
ACS1
t
OH
t
RC
t
OE
t
CLZ2
t
CHZ2
(2,5)
D
OUT
CE2
CE1
OE
ADDRESS
(5)
t
CLZ1
(5)
t
ACS1
t
ACS2
t
CHZ1
(1,5)
t
OHZ
(5)
t
OLZ
t
AA
t
CHZ1
, t
CHZ2
R0201-BS62LV2007
Revision 2.0
April 2002
6
BS62LV2007
R0201-BS62LV2007
JEDEC
PARAMETER
NAME
PARAMETER
NAME
DESCRIPTION
BS62LV2007-70
MIN. TYP. MAX.
BS62LV2007-10
MIN. TYP. MAX.
UNIT
t
AVAX
t
WC
Write Cycle Time
70
--
--
100
--
--
ns
t
E1LWH
t
CW
Chip Select to End of Write
70
--
--
100
--
--
ns
t
AVWL
t
AS
Address Set up Time
0
--
--
0
--
--
ns
t
AVWH
t
AW
Address Valid to End of Write
70
--
--
100
--
--
ns
t
WLWH
t
WP
Write Pulse Width
35
--
--
50
--
--
ns
t
WHAX
t
WR1
Write Recovery Time
(CE1 , WE)
0
--
--
0
--
--
ns
t
E2LAX
t
WR2
Write Recovery Time
(CE2)
0
--
--
0
--
--
ns
t
WLOZ
t
WHZ
Write to Output in High Z
0
--
30
0
--
40
ns
t
DVWH
t
DW
Data to Write Time Overlap
30
--
--
40
--
--
ns
t
WHDX
t
DH
Data Hold from Write Time
0
--
--
0
--
--
ns
t
GHOZ
t
OHZ
Output Disable to Output in High Z
0
--
30
0
--
40
ns
t
WHQX
t
OW
End of Write to Output Active
5
--
--
10
--
--
ns
AC ELECTRICAL CHARACTERISTICS
( TA = 0
o
C to + 70
o
C, Vcc = 3.0V )
WRITE CYCLE
SWITCHING WAVEFORMS (WRITE CYCLE)
BSI
WRITE CYCLE1
(1)
t
WR1
t
WC
(3)
t
CW
(11)
(11)
t
CW
(2)
t
WP
t
AW
t
OHZ
(4,10)
t
AS
t
WR2
(3)
t
DH
t
DW
D
IN
D
OUT
WE
CE2
CE1
OE
ADDRESS
(5)
(5)
R0201-BS62LV2007
Revision 2.0
April 2002
7
BS62LV2007
BSI
WRITE CYCLE2
(1,6)
t
WC
t
CW
(11)
(11)
t
CW
(2)
t
WP
t
AW
t
WHZ
(4,10)
t
AS
t
WR2
(3)
t
DH
t
DW
D
IN
D
OUT
WE
CE2
CE1
ADDRESS
(5)
(5)
t
OW
(7)
(8)
(8,9)
NOTES:
1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low.
All signals must be active to initiate a write and any one signal can terminate a write by going
inactive. The data input setup and hold timing should be referenced to the second transition edge
of the signal that terminates the write.
3. T
WR
is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write
cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the
outputs must not be applied.
5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low
transitions or after the WE transition, output remain in a high impedance state.
6. OE is continuously low (OE = V
IL
).
7.
D
OUT
is the same phase of write data of this write cycle.
8. D
OUT
is the read data of next address.
9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input
signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured 500mV from steady state with C
L
= 5pF as shown in Figure 1B. The
parameter is guaranteed but not 100% tested.
11. T
CW
is measured from the later of CE1 going low or CE2 going high to the end of write.
R0201-BS62LV2007
Revision 2.0
April 2002
8
BS62LV2007
BSI
PACKAGE
H : 36 Pin Mini BGA (6mm x 8mm)
ORDERING INFORMATION
BS62LV2007
X X -- Y Y
GRADE
C: +0
o
C ~ +70
o
C
I: -40
o
C ~ +85
o
C
SPEED
70: 70ns
10: 100ns
PACKAGE DIMENSIONS
36 mini-BGA (6 x 8)
DETAIL A
BOTTOM VIEW ( BALL SIDE )
A1 Ball Pad Corner
TOP VIEW
SIDE VIEW
1
.
4
M
A
X
.
8
.
0
0
.
1
6.00.1
0
.
2
5
0
.
0
5
0
.
7
5
5
.
2
5
1
.
3
7
5
0.75
A1 Ball Pad Corner
1.125
3.75
6
4
5
3
H
A
1
2
B
E
G
F
C
D
1. PIN#1 DOT MARKING IS BY LASER OR PAD PRINT.
NOTE:
DETAIL A
SOLDER BALL
O
0
.
3
5
0
.
0
5
(
x
3
6
b
a
l
l
s
)
PDF 
ZIP