ChipFind - документация

Электронный компонент: ADS823

Скачать:  PDF   ZIP
ADS823
ADS826
1997 Burr-Brown Corporation
PDS-1386E
Printed in U.S.A. October, 1999
10-Bit, 60MHz Sampling
ANALOG-TO-DIGITAL CONVERTER
q
+3V/+5V LOGIC I/O COMPATIBLE (ADS826)
q
POWER DOWN: 20mW
q
28-LEAD SSOP PACKAGE
APPLICATIONS
q
MEDICAL IMAGING
q
COMMUNICATIONS
q
CCD IMAGING
q
VIDEO DIGITIZING
q
TEST EQUIPMENT
The ADS823 and ADS826 employ digital error correction
techniques to provide excellent differential linearity for de-
manding imaging applications. Their low distortion and high
SNR give the extra margin needed for medical imaging,
communications, video, and test instrumentation. The ADS823
and ADS826 offer power dissipation of 265mW and also
provide a power down mode, thus reducing power dissipation
to only 20mW.
The ADS823 and ADS826 are specified at a maximum sam-
pling frequency of 60MHz and a single-ended input range of
1.5V to 3.5V. The ADS823 and ADS826 are available in a
28-lead SSOP package and are pin-compatible with the 10-bit,
40MHz ADS822 and ADS825, and the 10-bit, 70MHz ADS824.
DESCRIPTION
The ADS823 and ADS826 are pipeline, CMOS analog-to-
digital converters that operate from a single +5V power supply.
These converters provide excellent performance with a single-
ended input and can be operated with a differential input for
added spurious performance. These high-performance convert-
ers include a 10-bit quantizer, high-bandwidth track-and-hold,
and a high-accuracy internal reference. They also allow for
disabling the internal reference and utilizing external refer-
ences. This external reference option provides excellent gain
and offset matching when used in multi-channel applications or
in applications where full-scale range adjustment is required.
FEATURES
q
HIGH SNR: 60dB
q
HIGH SFDR: 74dBFS
q
LOW POWER: 265mW
q
INTERNAL/EXTERNAL REFERENCE OPTION
q
SINGLE-ENDED OR
DIFFERENTIAL ANALOG INPUT
q
PROGRAMMABLE INPUT RANGE
q
LOW DNL: 0.25LSB
q
SINGLE +5V SUPPLY OPERATION
International Airport Industrial Park Mailing Address: PO Box 11400, Tucson, AZ 85734 Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 Tel: (520) 746-1111
Twx: 910-952-1111 Internet: http://www.burr-brown.com/ Cable: BBRCORP Telex: 066-6491 FAX: (520) 889-1510 Immediate Product Info: (800) 548-6132
For most current data sheet and other product
information, visit www.burr-brown.com
10-Bit
Pipelined
A/D Core
Internal
Reference
Optional External
Reference
Timing
Circuitry
Error
Correction
Logic
3-State
Outputs
T/H
CLK
VDRV
ADS823
ADS826
+V
S
OE
PD
Int/Ext
D0
D9
IN
V
IN
IN
CM
ADS823
ADS826
TM
2
ADS823, ADS826
SPECIFICATIONS
At T
A
= full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, external reference, unless otherwise noted.
CMOS
Straight Offset Binary
CMOS
Straight Offset Binary
ADS823E
ADS826E
(1)
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
RESOLUTION
10 Guaranteed
10 Guaranteed
Bits
SPECIFIED TEMPERATURE RANGE
Ambient Air
40 to +85
40 to +85
C
ANALOG INPUT
Standard Single-Ended Input Range
2Vp-p
1.5
3.5
T
T
V
Optional Single-Ended Input Range
1Vp-p
2
3
T
T
V
Common-Mode Voltage
2.5
T
V
Optional Differential Input Range
2Vp-p
2
3
T
T
V
Analog Input Bias Current
1
T
A
Input Impedance
1.25 || 5
T
M
|| pF
Track-Mode Input Bandwidth
3dBFS Input
300
T
MHz
CONVERSION CHARACTERISTICS
Sample Rate
10k
60M
T
T
Samples/s
Data Latency
5
T
Clk Cyc
DYNAMIC CHARACTERISTICS
Differential Linearity Error (largest code error)
f = 1MHz
0.25
1.0
T
T
LSB
f = 10MHz
0.25
T
LSB
No Missing Codes
Guaranteed
Guaranteed
Integral Nonlinearity Error, f = 1MHz
0.5
2.0
T
T
LSBs
Spurious Free Dynamic Range
(2)
f = 1MHz
74
73
dBFS
(3)
f = 10MHz
67
74
65
73
dBFS
Two-Tone Intermodulation Distortion
(4)
f = 9.5MHz and 9.9MHz (7dB each tone)
64
T
dBc
Signal-to-Noise Ratio (SNR)
Referred to Full-Scale Sinewave
f = 1MHz
60
59
dB
f = 10MHz
57
60
56
59
dB
Signal-to-(Noise + Distortion) (SINAD)
Referred to Full-Scale Sinewave
f = 1MHz
59
58
dB
f = 10MHz
56
59
55
58
dB
Effective Number of Bits
(5)
, f = 1MHz
9.5
T
Bits
Output Noise
Input Grounded
0.2
T
LSBs rms
Aperture Delay Time
3
T
ns
Aperture Jitter
1.2
T
ps rms
Overvoltage Recovery Time
(5)
2
T
ns
Full-Scale Step Acquisition Time
5
T
ns
DIGITAL INPUTS
Logic Family
Convert Command
Start Conversion
High Level Input Current
(6)
(V
IN
= 5V)
+100
T
A
Low Level Input Current (V
IN
= 0V)
+10
T
A
High Level Input Voltage
+3.5
+2.0
V
Low Level Input Voltage
+1.0
+0.8
V
Input Capacitance
5
T
pF
DIGITAL OUTPUTS
Logic Family
Logic Coding
Low Output Voltage (I
OL
= 50
A to 1.6mA)
VDRV = 5V
+0.1
T
V
High Output Voltage, (I
OH
= 50
A to 0.5mA)
+4.9
T
V
Low Output Voltage, (I
OL
= 50
A to 1.6mA)
VDRV = 3V
+0.1
T
V
High Output Voltage, (I
OH
= 50
A to 0.5mA)
+2.8
T
V
3-State Enable Time
OE = H to L
2
40
T
T
ns
3-State Disable Time
OE = L to H
2
10
T
T
ns
Output Capacitance
5
T
pF
ACCURACY (Internal Reference, 2Vp-p, Unless Otherwise Noted)
Zero Error (referred to FS)
At 25
C
1.0
3.0
T
T
% FS
Zero Error Drift (referred to FS)
16
T
ppm/
C
Midscale Offset Error
At 25
C
0.29
% FS
Gain Error
(7)
At 25
C
1.5
2.5
T
T
% FS
Gain Error Drift
(7)
66
T
ppm/
C
Gain Error
(8)
At 25
C
1.0
1.5
T
T
% FS
Gain Error Drift
(8)
23
T
ppm/
C
Power Supply Rejection of Gain
V
S
=
5%
50
70
T
T
dB
REFT Tolerance
Deviation From Ideal 3.5V
10
25
T
T
mV
REFB Tolerance
Deviation From Ideal 1.5V
10
25
T
T
mV
External REFT Voltage Range
REFB + 0.8
3.5
V
S
1.25
T
T
T
V
External REFB Voltage Range
1.25
1.5
REFT 0.8
T
T
T
V
Reference Input Resistance
REFT to REFB
1.6
T
k
CMOS-Compatible
Rising Edge of Convert Clock
TTL, +3V/+5V CMOS-Compatible
Rising Edge of Convert Clock
3
ADS823, ADS826
POWER SUPPLY REQUIREMENTS
Supply Voltage: +V
S
Operating
+4.75
+5.0
+5.25
T
T
T
V
Supply Current: +I
S
Operating
55
T
mA
Power Dissipation: VDRV = 5V
External Reference
275
335
T
T
mW
VDRV = 3V
External Reference
265
T
mW
VDRV = 5V
Internal Reference
295
350
T
T
mW
VDRV = 3V
Internal Reference
285
T
mW
Power Down
Operating
20
T
mW
Thermal Resistance,
JA
28-Lead SSOP
89
T
C/W
T
Indicates the same specifications as the ADS823E.
NOTES: (1) ADS826 accepts a +3V clock input. (2) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (3) dBFS means dB relative to Full Scale. (4) Two-tone intermodulation
distortion is referred to the largest fundamental tone. This number will be 6dB higher if it is referred to the magnitude of the two-tone fundamental envelope. (5) Effective number of bits (ENOB) is defined
by (SINAD 1.76)/6.02. (6) A 50k
pull-down resistor is inserted internally on OE pin. (7) Includes internal reference. (8) Excludes internal reference.
SPECIFICATIONS
(Cont.)
At T
A
= full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, external reference, unless otherwise noted.
Top View
SSOP
PIN CONFIGURATION
PIN
DESIGNATOR
DESCRIPTION
1
GND
Ground
2
Bit 1
Data Bit 1 (D9) (MSB)
3
Bit 2
Data Bit 2 (D8)
4
Bit 3
Data Bit 3 (D7)
5
Bit 4
Data Bit 4 (D6)
6
Bit 5
Data Bit 5 (D5)
7
Bit 6
Data Bit 6 (D4)
8
Bit 7
Data Bit 7 (D3)
9
Bit 8
Data Bit 8 (D2)
10
Bit 9
Data Bit 9 (D1)
11
Bit 10
Data Bit 10 (D0) (LSB)
12
OE
Output Enable. HI: High Impedance State.
LO: Normal Operation (Internal Pull-down
Resistor)
13
PD
Power Down: HI = Power Down; LO = Normal
14
CLK
Convert Clock Input
15
+V
S
+5V Supply
16
GND
Ground
17
RSEL
Input Range Select: HI = 2V; LO = 1V
18
INT/EXT
Reference Select: HI = External; LO = Internal
19
REFB
Bottom Reference
20
ByB
Bottom Ladder Bypass
21
ByT
Top Ladder Bypass
22
REFT
Top Reference
23
CM
Common-Mode Voltage Output
24
IN
Complementary Input ()
25
IN
Analog Input (+)
26
GND
Ground
27
+V
S
+5V Supply
28
VDRV
Output Logic Driver Supply Voltage
PIN DESCRIPTIONS
ADS823E
ADS826E
(1)
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility
for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights
or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life
support devices and/or systems.
GND
Bit 1 (MSB)
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Bit 8
Bit 9
Bit 10 (LSB)
OE
PD
CLK
VDRV
+V
S
GND
IN
IN
CM
REFT
ByT
ByB
REFB
INT/EXT
RSEL
GND
+V
S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
ADS823
ADS826
4
ADS823, ADS826
TIMING DIAGRAM
S Y M B O L
D E S C R I P T I O N
M I N
T Y P
M A X
U N I T S
t
CONV
Convert Clock Period
16.6
100
s
ns
t
L
Clock Pulse Low
7.9
8.3
ns
t
H
Clock Pulse High
7.9
8.3
ns
t
D
Aperture Delay
3
ns
t
1
Data Hold Time, C
L
= 0pF
3.9
ns
t
2
New Data Delay Time, C
L
= 15pF max
12
ns
+V
S
....................................................................................................... +6V
Analog Input ............................................................. 0.3V to (+V
S
+ 0.3V)
Logic Input ............................................................... 0.3V to (+V
S
+ 0.3V)
Case Temperature ......................................................................... +100
C
Junction Temperature .................................................................... +150
C
Storage Temperature ..................................................................... +150
C
ABSOLUTE MAXIMUM RATINGS
P A C K A G E
S P E C I F I E D
D R A W I N G
T E M P E R A T U R E
P A C K A G E
O R D E R I N G
T R A N S P O R T
P R O D U C T
P A C K A G E
N U M B E R
R A N G E
M A R K I N G
N U M B E R
(1)
M E D I A
ADS823E
SSOP-28
324
40
C to +85
C
ADS823E
ADS823E
Rails
"
"
"
"
"
ADS823E/1K
Tape and Reel
ADS826E
SSOP-28
324
40
C to +85
C
ADS826E
ADS826E
Rails
"
"
"
"
"
ADS826E/1K
Tape and Reel
NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces
of ADS823E/1K" will get a single 1000-piece Tape and Reel.
PACKAGE /ORDERING INFORMATION
PRODUCT
DEMO BOARD
ADS823E
DEM-ADS823E
DEMO BOARD ORDERING INFORMATION
5 Clock Cycles
Data Invalid
t
D
t
L
t
H
t
CONV
N5
N4
N3
N2
N1
N
N+1
N+2
Data Out
Clock
Analog In
N
t
2
N+1
N+2
N+3
N+4
N+5
N+6
N+7
t
1
ELECTROSTATIC
DISCHARGE SENSITIVITY
This integrated circuit can be damaged by ESD. Burr-Brown
recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling
and installation procedures can cause damage.
ESD damage can range from subtle performance degradation
to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric
changes could cause the device not to meet its published
specifications.
5
ADS823, ADS826
SPECTRAL PERFORMANCE
Frequency (MHz)
0
20
40
60
80
100
Magnitude (dB)
0
7.5
15
22.5
30
f
IN
= 10MHz
SNR = 60dBFS
SFDR = 76dBFS
SPECTRAL PERFORMANCE
Frequency (MHz)
0
20
40
60
80
100
0
7.5
15
22.5
30
Magnitude (dB)
f
IN
= 1MHz
SNR = 60dBFS
SFDR = 77dBFS
SPECTRAL PERFORMANCE
Frequency (MHz)
0
20
40
60
80
100
Magnitude (dB)
0
7.5
15
22.5
30
f
IN
= 20MHz
SNR = 58.7dBFS
SFDR = 70dBFS
SPECTRAL PERFORMANCE
(Differential Input, 2Vp-p)
Frequency (MHz)
Magnitude (dB)
0
20
40
60
80
100
0
7.5
15
22.5
30
f
IN
= 20MHz
SNR = 60.4dBFS
SFDR = 72dBFS
SPECTRAL PERFORMANCE
(Differential Input, 2Vp-p)
Frequency (MHz)
Magnitude (dB)
0
20
40
60
80
100
0
7.5
15
22.5
30
f
IN
= 10MHz
SNR = 60dBFS
SFDR = 73dBFS
SPECTRAL PERFORMANCE
(Single-Ended, 1Vp-p)
Frequency (MHz)
Magnitude (dB)
0
20
40
60
80
100
0
7.5
15
22.5
30
f
IN
= 10MHz
SNR = 56.6dBFS
SFDR = 74dBFS
TYPICAL PERFORMANCE CURVES
At T
A
= full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 60MHz, external reference, unless otherwise noted.