MR
VCC
NC
SCL
SDA
RESET
NC
VSS
CAT1024
1
2
3
4
8
7
6
5
CAT1024, CAT1025
Supervisory Circuits with I
2
C Serial 2k-bit CMOS EEPROM and Manual Reset
FEATURES
Precision power supply voltage monitor
-- 5V, 3.3V and 3V systems
-- Five threshold voltage options
Active high or low reset
-- Valid reset guaranteed at V
CC
= 1V
400kHz I
2
C bus
3.0V to 5.5V operation
Low power CMOS technology
16-Byte page write buffer
Built-in inadvertent write protection
-- WP pin (CAT1025)
1,000,000 Program/Erase cycles
Manual reset input
100 year data retention
8-pin DIP, SOIC, TSSOP, MSOP &
TDFN (3x3mm foot print) packages
Industrial and extended temperature ranges
PIN CONFIGURATION
2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
DESCRIPTION
The CAT1024 and CAT1025 are complete memory and
supervisory solutions for microcontroller-based systems.
A 2k-bit serial EEPROM memory and a system power
supervisor with brown-out protection are integrated
together in low power CMOS technology. Memory
interface is via a 400kHz I
2
C bus.
The CAT1025 provides a precision V
CC
sense circuit
and two open drain outputs: one (RESET) drives high
and the other (
RESET
) drives low whenever V
CC
falls
below the reset threshold voltage. The CAT1025 also
has a Write Protect input (WP). Write operations are
disabled if WP is connected to a logic high.
The CAT1024 also provides a precision V
CC
sense
circuit, but has only a
RESET
output and does not have
a Write Protect input.
The power supply monitor and reset circuit protect
memory and system controllers during power up/down
and against brownout conditions. Five reset threshold
Doc No. 3008, Rev. M
voltages support 5V, 3.3V and 3V systems. If power supply
voltages are out of tolerance reset signals become active,
preventing the system microcontroller, ASIC or peripherals
from operating. Reset signals become inactive typically 200
ms after the supply voltage exceeds the reset threshold
level. With both active high and low reset signals, interface
to microcontrollers and other ICs is simple. In addition, the
RESET
pin or a separate input,
MR
, can be used as an input
for push-button manual reset capability.
The CAT1024/25 memory features a 16-byte page. In
addition, hardware data protection is provided by a V
CC
sense circuit that prevents writes to memory whenever V
CC
falls below the reset threshold or until V
CC
reaches the reset
threshold during power up.
Available packages include an 8-pin DIP, 8-pin SOIC, 8-pin
TSSOP, 8-pin TDFN and 8-pin MSOP. The TDFN package
thickness is 0.8mm maximum. TDFN footprint is 3x3mm.
Preliminary Information
MR
VCC
SCL
SDA
RESET
VSS
CAT1025
1
2
3
4
8
7
6
5
VCC
WP
RESET
(Bottom View)
TDFN Package: 3mm x 3mm
0.8mm maximum height - (RD4, ZD4)
1
2
3
4
8
7
6
5
VCC
NC
SCL
SDA
MR
RESET
NC
VSS
CAT1024
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
MR
RESET
RESET
VSS
CAT1025
HA
LOGEN FREE
TM
LEAD FREE
DIP Package (P, L)
SOIC Package (J, W)
TSSOP Package (U, Y)
MSOP Package (R, Z)
2
CAT1024, CAT1025
Doc. No. 3008, Rev. M
BLOCK DIAGRAM -- CAT1024, CAT1025
PIN FUNCTIONS
Pin Name
Function
NC
No Connect
RESET
Active Low Reset Input/Output
V
SS
Ground
SDA
Serial Data/Address
SCL
Clock Input
RESET
Active High Reset Output (CAT1025 only)
V
CC
Power Supply
WP
Write Protect (CAT1025 only)
MR
Manual Reset Input
Part Dash Minimum
Maximum
Number Threshold
Threshold
-45
4.50
4.75
-42
4.25
4.50
-30
3.00
3.15
-28
2.85
3.00
-25
2.55
2.70
Threshold Voltage Options
2kbit
DOUT
ACK
SENSE AMPS
SHIFT REGISTERS
CONTROL
LOGIC
WORD ADDRESS
BUFFERS
START/STOP
LOGIC
EEPROM
VCC
EXTERNAL LOAD
COLUMN
DECODERS
XDEC
DATA IN STORAGE
HIGH VOLTAGE/
TIMING CONTROL
VSS
SDA
RESET Controller
Precision
Vcc Monitor
STATE COUNTERS
SLAVE
ADDRESS
COMPARATORS
SCL
RESET
RESET
MR
WP*
*CAT1025 Only
*
OPERATING TEMPERATURE RANGE
Industrial
-40C to 85C
Extended
-40C to 125C
3
CAT1024, CAT1025
Doc No. 3008, Rev. M
PIN DESCRIPTION
RESET/
RESET
RESET
RESET
RESET
RESET
: RESET OUTPUTS
(RESET CAT1025 Only)
These are open drain pins and
RESET
can be used as a
manual reset trigger input. By forcing a reset condition on
the pin the device will initiate and maintain a reset condition.
The RESET pin must be connected through a pull-down
resistor, and the
RESET
pin must be connected through a
pull-up resistor.
SDA:
SERIAL DATA ADDRESS
The bidirectional serial data/address pin is used to transfer
all data into and out of the device. The SDA pin is an open
drain output and can be wire-ORed with other open drain
or open collector outputs.
SCL:
SERIAL CLOCK
Serial clock input.
MR:
MR:
MR:
MR:
MR:
MANUAL RESET INPUT
Manual Reset input is a debounced input that can be
connected to an external source for Manual Reset.
Pulling the MR input low will generate a Reset condition.
Reset outputs are active while
MR
input is low and for
the reset timeout period after
MR
returns to high. The
input has an internal pull-up resistor.
WP (CAT1025 Only):
WRITE PROTECT INPUT
When tied to V
SS
or left unconnected write operations
to the entire array are allowed. When tied to V
CC
, the
entire array is protected. This input has an internal pull
down resistor.
CAT10XX FAMILY OVERVIEW
For supervisory circuits with embedded 16k EEPROM, please refer to the CAT1161, CAT1162 and CAT1163
data sheets.
e
c
i
v
e
D
l
a
u
n
a
M
t
e
s
e
R
n
i
P
t
u
p
n
I
g
o
d
h
c
t
a
W
g
o
d
h
c
t
a
W
r
o
t
i
n
o
M
n
i
P
e
t
i
r
W
n
o
i
t
c
e
t
o
r
P
n
i
P
t
n
e
d
n
e
p
e
d
n
I
y
r
a
i
l
i
x
u
A
e
s
n
e
S
e
g
a
t
l
o
V
e
v
i
t
c
A
:
T
E
S
E
R
W
O
L
d
n
a
h
g
i
H
M
O
R
P
E
E
1
2
0
1
T
A
C
A
D
S
k
2
2
2
0
1
T
A
C
A
D
S
k
2
3
2
0
1
T
A
C
I
D
W
k
2
4
2
0
1
T
A
C
k
2
5
2
0
1
T
A
C
k
2
6
2
0
1
T
A
C
k
2
7
2
0
1
T
A
C
I
D
W
k
2
4
CAT1024, CAT1025
Doc. No. 3008, Rev. M
D.C. OPERATING CHARACTERISTICS
V
CC
= +3.0V to +5.5V and over the recommended temperature conditions unless otherwise specified.
Notes:
1.
V
IL
min and V
IH
max are reference values only and are not tested.
2.
This parameter is tested initially and after a design or process change that affects the parameter. Not 100% tested.
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
n
i
M
p
y
T
x
a
M
s
t
i
n
U
I
I
L
t
n
e
r
r
u
C
e
g
a
k
a
e
L
t
u
p
n
I
V
N
I
c
c
V
o
t
D
N
G
=
2
-
0
1
A
I
O
L
t
n
e
r
r
u
C
e
g
a
k
a
e
L
t
u
p
t
u
O
V
N
I
c
c
V
o
t
D
N
G
=
0
1
-
0
1
A
I
1
C
C
)
e
t
i
r
W
(
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
f
L
C
S
z
H
k
0
0
4
=
V
C
C
V
5
.
5
=
3
A
m
I
2
C
C
)
d
a
e
R
(
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
f
L
C
S
z
H
k
0
0
4
=
V
C
C
V
5
.
5
=
1
A
m
I
B
S
t
n
e
r
r
u
C
y
b
d
n
a
t
S
,
V
5
.
5
=
c
c
V
V
N
I
c
c
V
r
o
D
N
G
=
0
4
A
V
L
I
)
1
(
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
5
.
0
-
c
c
V
x
3
.
0
V
V
H
I
)
1
(
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
c
c
V
x
7
.
0
5
.
0
+
c
c
V
V
V
L
O
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
,
A
D
S
(
T
E
S
E
R
)
I
L
O
A
m
3
=
V
C
C
V
7
.
2
=
4
.
0
V
V
H
O
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
)
T
E
S
E
R
(
I
H
O
A
m
4
.
0
-
=
V
C
C
V
7
.
2
=
-
c
c
V
5
7
.
0
V
V
H
T
d
l
o
h
s
e
r
h
T
t
e
s
e
R
5
4
-
x
2
0
1
T
A
C
V
(
C
C
)
V
5
=
0
5
.
4
5
7
.
4
V
2
4
-
x
2
0
1
T
A
C
V
(
C
C
)
V
5
=
5
2
.
4
0
5
.
4
0
3
-
x
2
0
1
T
A
C
V
(
C
C
)
V
3
.
3
=
0
0
.
3
5
1
.
3
8
2
-
x
2
0
1
T
A
C
V
(
C
C
)
V
3
.
3
=
5
8
.
2
0
0
.
3
5
2
-
x
2
0
1
T
A
C
V
(
C
C
)
V
3
=
5
5
.
2
0
7
.
2
V
D
I
L
A
V
R
V
d
il
a
V
t
u
p
t
u
O
t
e
s
e
R
C
C
e
g
a
t
l
o
V
0
0
.
1
V
V
T
R
)
2
(
s
i
s
e
r
e
t
s
y
H
d
l
o
h
s
e
r
h
T
t
e
s
e
R
5
1
V
m
ABSOLUTE MAXIMUM RATINGS
Temperature Under Bias ................. 55
C to +125
C
Storage Temperature ....................... 65
C to +150
C
Voltage on any Pin with
Respect to Ground
(1)
............ 2.0V to +V
CC
+2.0V
V
CC
with Respect to Ground ............... 2.0V to +7.0V
Package Power Dissipation
Capability (T
A
= 25
C) ................................... 1.0W
Lead Soldering Temperature (10 secs) ............ 300
C
Output Short Circuit Current
(2)
........................ 100 mA
Stresses above those listed under "Absolute Maximum Ratings" may
cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions
outside of those listed in the operational sections of this specification
is not implied. Exposure to any absolute maximum rating for extended
periods may affect device performance and reliability.
Note:
(1) The minimum DC input voltage is 0.5V. During transitions,
inputs may undershoot to 2.0V for periods of less than 20 ns.
Maximum DC voltage on output pins is V
CC
+0.5V, which may
overshoot to V
CC
+2.0V for periods of less than 20 ns.
(2) Output shorted for no more than one second. No more than
one output shorted at a time.
5
CAT1024, CAT1025
Doc No. 3008, Rev. M
CAPACITANCE
T
A
= 25
C, f = 1.0 MHz, V
CC
= 5V
Symbol
Test
Test Conditions
Max
Units
C
OUT
(1)
Output Capacitance
V
OUT
= 0V
8
pF
C
IN
(1)
Input Capacitance
V
IN
= 0V
6
pF
AC CHARACTERISTICS
V
CC
= 3.0V to 5.5V and over the recommended temperature conditions, unless otherwise specified.
Notes:
1.
This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
2.
Test Conditions according to "AC Test Conditions" table.
3.
The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write
cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address.
e
l
c
y
C
e
t
i
r
W
&
d
a
e
R
y
r
o
m
e
M
2
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
n
i
M
x
a
M
s
t
i
n
U
f
L
C
S
y
c
n
e
u
q
e
r
F
k
c
o
l
C
0
0
4
z
H
k
t
P
S
e
k
i
p
S
r
e
t
li
F
t
u
p
n
I
)
L
C
S
,
A
D
S
(
n
o
i
s
s
e
r
p
p
u
S
0
0
1
s
n
t
W
O
L
d
o
i
r
e
P
w
o
L
k
c
o
l
C
3
.
1
s
t
H
G
I
H
d
o
i
r
e
P
h
g
i
H
k
c
o
l
C
6
.
0
s
t
R
)
1
(
e
m
i
T
e
s
i
R
L
C
S
d
n
a
A
D
S
0
0
3
s
n
t
F
)
1
(
e
m
i
T
ll
a
F
L
C
S
d
n
a
A
D
S
0
0
3
s
n
t
A
T
S
;
D
H
e
m
i
T
d
l
o
H
n
o
i
t
i
d
n
o
C
t
r
a
t
S
6
.
0
s
t
A
T
S
;
U
S
e
m
i
T
p
u
t
e
S
n
o
i
t
i
d
n
o
C
t
r
a
t
S
)
t
r
a
t
S
d
e
t
a
e
p
e
R
a
r
o
f
(
6
.
0
s
t
T
A
D
;
D
H
e
m
i
T
d
l
o
H
t
u
p
n
I
a
t
a
D
0
s
n
t
T
A
D
;
U
S
e
m
i
T
p
u
t
e
S
t
u
p
n
I
a
t
a
D
0
0
1
s
n
t
O
T
S
;
U
S
e
m
i
T
p
u
t
e
S
n
o
i
t
i
d
n
o
C
p
o
t
S
6
.
0
s
t
A
A
d
il
a
V
t
u
O
a
t
a
D
o
t
w
o
L
L
C
S
0
0
9
s
n
t
H
D
e
m
i
T
d
l
o
H
t
u
O
a
t
a
D
0
5
s
n
t
F
U
B
)
1
(
a
e
r
o
f
e
B
e
e
r
F
e
b
t
s
u
m
s
u
B
e
h
t
e
m
i
T
t
r
a
t
S
n
a
C
n
o
i
s
s
i
m
s
n
a
r
T
w
e
N
3
.
1
s
t
C
W
)
3
(
)
e
g
a
P
r
o
e
t
y
B
(
e
m
i
T
e
l
c
y
C
e
t
i
r
W
5
s
m
PDF 
ZIP