ChipFind - документация

Электронный компонент: CAT1027ZD4I-25TE13

Скачать:  PDF   ZIP
DESCRIPTION
The CAT1026 and CAT1027 are complete memory and
supervisory solutions for microcontroller-based systems.
A 2k-bit serial EEPROM memory and a system power
supervisor with brown-out protection are integrated
together in low power CMOS technology. Memory
interface is via a 400kHz I
2
C bus.
The CAT1026 and CAT1027 provide a precision V
CC
sense circuit with five reset threshold voltage options
that support 5V, 3.3V and 3V systems. The power
supply monitor and reset circuit protects memory and
systems controllers during power up/down and against
brownout conditions. If power supply voltages are out of
tolerance reset signals become active preventing the
system microcontroller, ASIC, or peripherals from
operating.
The CAT1026 features two open drain reset outputs:
one (RESET) drives high and the other (
RESET
) drives
low whenever V
CC
falls below the threshold. Reset
outputs become inactive typically 200 ms after the
supply voltage exceeds the reset threshold value. With
both active high and low reset signals, interface to
microcontrollers and other ICs is simple. CAT1027 has
only a
RESET
output. In addition, the
RESET
pin can be
CAT1026, CAT1027
Dual Voltage Supervisory Circuits with I
2
C Serial 2k-bit CMOS EEPROM
FEATURES
Precision V
CC
power supply voltage monitor
-- 5V, 3.3 V and 3 V systems
-- Five threshold voltage options
Additional voltage monitoring
-- Externally adjustable down to 1.25 V
Watchdog timer (CAT1027 only)
Active high or low reset
-- Valid reset guaranteed to V
CC
= 1 V
400 kHz I
2
C bus
3.0 V to 5.5 V operation
Low power CMOS technology
16-Byte page write buffer
Built-in inadvertent write protection
1,000,000 Program/Erase cycles
Manual reset capability
100 year data retention
8-pin DIP, SOIC, TSSOP, MSOP or TDFN
(3 x 3 mm foot-print) packages
-- TDFN max height is 0.8mm
Industrial and extended temperature ranges
2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Doc No. 3010, Rev. K
used as an input for push-button manual reset capability.
The CAT1026 and CAT1027 provide an auxiliary voltage
sensor input, V
SENSE
, which is used to monitor a second
system supply. The auxiliary high impedance comparator
drives the open drain output, V
LOW
, whenever the sense
voltage is below 1.25V threshold.
The CAT1027 is designed with a 1.6 second watchdog timer
circuit that resets a system to a known state if software or a
hardware glitch halts or "hangs" the system. The CAT1027
features a watchdog timer interrupt input, WDI.
The on-chip 2k-bit EEPROM memory features a 16-byte
page. In addition, hardware data protection is provided by a
V
CC
sense circuit that prevents writes to memory whenever
V
CC
falls below the reset threshold or until V
CC
reaches the
reset threshold during power up.
Available packages include an 8-pin DIP, 8-pin SOIC, 8-
pin TSSOP, 8-pin TDFN and 8-pin MSOP. The TDFN
package thickness is 0.8mm maximum. TDFN footprint is
3x3mm.
HA
LOGEN FREE
TM
LEAD FREE
2
CAT1026, CAT1027
Doc. No. 3010, Rev. K
Part Dash Minimum
Maximum
Number Threshold
Threshold
-45
4.50
4.75
-42
4.25
4.50
-30
3.00
3.15
-28
2.85
3.00
-25
2.55
2.70
RESET Threshold Options
BLOCK DIAGRAM
PIN CONFIGURATION
(Bottom View)
TDFN Package: 3mm x 3mm
0.8mm maximum height - (RD4, ZD4)
VLOW
VCC
RESET
SCL
SDA
RESET
VSENSE
VSS
CAT1026
1
2
3
4
8
7
6
5
VCC
WDI
SCL
SDA
CAT1027
1
2
3
4
8
7
6
5
VLOW
RESET
VSENSE
VSS
1
2
3
4
8
7
6
5
VCC
RESET
SCL
SDA
VLOW
RESET
VSENSE
VSS
CAT1026
1
2
3
4
8
7
6
5
VCC
WDI
SCL
SDA
CAT1027
VLOW
RESET
VSENSE
VSS
2kbit
DOUT
ACK
SENSE AMPS
SHIFT REGISTERS
CONTROL
LOGIC
WORD ADDRESS
BUFFERS
START/STOP
LOGIC
EEPROM
VCC
EXTERNAL LOAD
COLUMN
DECODERS
XDEC
DATA IN STORAGE
HIGH VOLTAGE/
TIMING CONTROL
VSS
SDA
RESET
Controller
STATE COUNTERS
SLAVE
ADDRESS
COMPARATORS
SCL
RESET
RESET
(CAT1026)
WDI
(CAT1027)
-
+
VCC
VSENSE
-
+
VREF
VLOW
VREF
Auxiliary Voltage Monitor
VCC Monitor
DIP Package (P, L)
SOIC Package (J, W)
TSSOP Package (U, Y)
MSOP Package (R, Z)
3
CAT1026, CAT1027
Doc No. 3010, Rev. K
PIN DESCRIPTION
RESET/
RESET
RESET
RESET
RESET
RESET
: RESET OUTPUTS
(RESET CAT1026 Only)
These are open drain pins and
RESET
can be used as a
manual reset trigger input. By forcing a reset condition on
the pin the device will initiate and maintain a reset condition.
The RESET pin must be connected through a pull-down
resistor, and the
RESET
pin must be connected through a
pull-up resistor.
SDA:
SERIAL DATA ADDRESS
The bidirectional serial data/address pin is used to transfer
all data into and out of the device. The SDA pin is an open
drain output and can be wire-ORed with other open drain
or open collector outputs.
SCL:
SERIAL CLOCK
Serial clock input.
V
SENSE
: AUXILIARY VOLTAGE MONITOR INPUT
The V
SENSE
input is a second voltage monitor which
is compared against CAT1026 and CAT1027 internal
reference voltage of 1.25V typically. Whenever the
input voltage is lower than 1.25V, the open drain
VLOW output will be driven low. An external resistor
divider is used to set the voltage level to be sensed.
Connect V
SENSE
to V
CC
if unused.
V
LOW
:
AUXILIARY VOLTAGE MONITOR OUTPUT
This open drain output goes low when V
SENSE
is less
than 1.25V and goes high when V
SENSE
exceeds the
reference voltage.
WDI (CAT1027 Only):
WATCHDOG TIMER INTERRUPT
Watchdog Timer Interrupt Input is used to reset the
watchdog timer. If a transition from high to low or low to
high does not occur every 1.6 seconds, the RESET
outputs will be driven active.
CAT10XX FAMILY OVERVIEW
e
c
i
v
e
D
l
a
u
n
a
M
t
e
s
e
R
n
i
P
t
u
p
n
I
g
o
d
h
c
t
a
W
g
o
d
h
c
t
a
W
r
o
t
i
n
o
M
n
i
P
e
t
i
r
W
n
o
i
t
c
e
t
o
r
P
n
i
P
t
n
e
d
n
e
p
e
d
n
I
y
r
a
i
l
i
x
u
A
e
s
n
e
S
e
g
a
t
l
o
V
e
v
i
t
c
A
:
T
E
S
E
R
W
O
L
d
n
a
h
g
i
H
M
O
R
P
E
E
1
2
0
1
T
A
C
A
D
S
k
2
2
2
0
1
T
A
C
A
D
S
k
2
3
2
0
1
T
A
C
I
D
W
k
2
4
2
0
1
T
A
C
k
2
5
2
0
1
T
A
C
k
2
6
2
0
1
T
A
C
k
2
7
2
0
1
T
A
C
I
D
W
k
2
For supervisory circuits with embedded 16k EEPROM, please refer to the CAT1161, CAT1162 and CAT1163
data sheets.
PIN FUNCTIONS
Pin Name
Function
RESET
Active Low Reset Input/Output
V
SS
Ground
SDA
Serial Data/Address
SCL
Clock Input
RESET
Active High Reset Output (CAT1026 only)
V
CC
Power Supply
V
SENSE
Auxiliary Voltage Monitor Input
V
LOW
Auxiliary Voltage Monitor Output
WDI
Watchdog Timer Interrupt (CAT1027 only)
OPERATING TEMPERATURE RANGE
Industrial
-40C to 85C
Extended
-40C to 125C
4
CAT1026, CAT1027
Doc. No. 3010, Rev. K
ABSOLUTE MAXIMUM RATINGS
Temperature Under Bias ................. 55
C to +125
C
Storage Temperature ....................... 65
C to +150
C
Voltage on any Pin with
Respect to Ground
(1)
........... 2.0 V to V
CC
+ 2.0 V
V
CC
with Respect to Ground ............ 2.0 V to + 7.0 V
Package Power Dissipation
Capability (T
A
= 25
C) .................................. 1.0 W
DC OPERATING CHARACTERISTICS
V
CC
= 3.0 V to 5.5 V and over the recommended temperature conditions unless otherwise specified.
Notes:
1.
V
IL
min and V
IH
max are reference values only and are not tested.
2.
This parameter is tested initially and after a design or process change that affects the parameter. Not 100% tested.
Lead Soldering Temperature (10 seconds) ...... 300
C
Output Short Circuit Current
(2)
........................ 100 mA
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage
to the device. These are stress ratings only, and functional operation of the device at these or
any other conditions outside of those listed in the operational sections of this specification is not
implied. Exposure to any absolute maximum rating for extended periods may affect device
performance and reliability.
Note:
(1)
The minimum DC input voltage is 0.5V. During transitions, inputs may undershoot to
-2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is
V
CC
+0.5 V, which may overshoot to V
CC
+2.0V for periods of less than 20 ns.
(2)
Output shorted for no more than one second. No more than one output shorted at a
time.
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
n
i
M
p
y
T
x
a
M
s
t
i
n
U
I
I
L
t
n
e
r
r
u
C
e
g
a
k
a
e
L
t
u
p
n
I
V
N
I
c
c
V
o
t
D
N
G
=
2
-
0
1
A
I
O
L
t
n
e
r
r
u
C
e
g
a
k
a
e
L
t
u
p
t
u
O
V
N
I
c
c
V
o
t
D
N
G
=
0
1
-
0
1
A
I
1
C
C
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
)
e
t
i
r
W
(
f
L
C
S
z
H
k
0
0
4
=
V
C
C
V
5
.
5
=
3
A
m
I
2
C
C
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
)
d
a
e
R
(
f
L
C
S
z
H
k
0
0
4
=
V
C
C
V
5
.
5
=
1
A
m
I
B
S
t
n
e
r
r
u
C
y
b
d
n
a
t
S
6
2
0
1
T
A
C
V
5
.
5
=
c
c
V
V
N
I
7
2
0
1
T
A
C
c
c
V
r
o
D
N
G
=
0
5
A
0
6
V
L
I
)
1
(
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
5
.
0
-
c
c
V
x
3
.
0
V
V
H
I
)
1
(
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
c
c
V
x
7
.
0
5
.
0
+
c
c
V
V
V
L
O
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
,
A
D
S
(
,
T
E
S
E
R
V
W
O
L
)
I
L
O
A
m
3
=
V
C
C
V
7
.
2
=
4
.
0
V
V
H
O
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
)
T
E
S
E
R
(
I
H
O
A
m
4
.
0
-
=
V
C
C
V
7
.
2
=
-
c
c
V
5
7
.
0
V
V
H
T
d
l
o
h
s
e
r
h
T
t
e
s
e
R
V
(
C
C
)
r
o
t
i
n
o
M
5
4
-
x
2
0
1
T
A
C
V
(
C
C
)
V
0
.
5
=
0
5
.
4
5
7
.
4
V
2
4
-
x
2
0
1
T
A
C
V
(
C
C
)
V
0
.
5
=
5
2
.
4
0
5
.
4
0
3
-
x
2
0
1
T
A
C
V
(
C
C
)
V
3
.
3
=
0
0
.
3
5
1
.
3
8
2
-
x
2
0
1
T
A
C
V
(
C
C
)
V
3
.
3
=
5
8
.
2
0
0
.
3
5
2
-
x
2
0
1
T
A
C
V
(
C
C
)
V
0
.
3
=
5
5
.
2
0
7
.
2
V
D
I
L
A
V
R
V
d
il
a
V
t
u
p
t
u
O
t
e
s
e
R
C
C
e
g
a
t
l
o
V
0
0
.
1
V
V
T
R
)
2
(
s
i
s
e
r
e
t
s
y
H
d
l
o
h
s
e
r
h
T
t
e
s
e
R
5
1
V
m
V
F
E
R
r
o
t
i
n
o
M
e
g
a
t
l
o
V
y
r
a
il
i
x
u
A
d
l
o
h
s
e
r
h
T
2
.
1
5
2
.
1
3
.
1
V
5
CAT1026, CAT1027
Doc No. 3010, Rev. K
CAPACITANCE
T
A
= 25
C, f = 1.0 MHz, V
CC
= 5V
Symbol
Test
Test Conditions
Max
Units
C
OUT
(1)
Output Capacitance
V
OUT
= 0 V
8
pF
C
IN
(1)
Input Capacitance
V
IN
= 0 V
6
pF
AC CHARACTERISTICS
V
CC
= 3.0 V to 5.5 V and over the recommended temperature conditions, unless otherwise specified.
Notes:
1.
This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
2.
Test Conditions according to "AC Test Conditions" table.
3.
The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the
write cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address.
e
l
c
y
C
e
t
i
r
W
&
d
a
e
R
y
r
o
m
e
M
)
2
(
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
n
i
M
x
a
M
s
t
i
n
U
f
L
C
S
y
c
n
e
u
q
e
r
F
k
c
o
l
C
0
0
4
z
H
k
t
P
S
e
k
i
p
S
r
e
t
li
F
t
u
p
n
I
)
L
C
S
,
A
D
S
(
n
o
i
s
s
e
r
p
p
u
S
0
0
1
s
n
t
W
O
L
d
o
i
r
e
P
w
o
L
k
c
o
l
C
3
.
1
s
t
H
G
I
H
d
o
i
r
e
P
h
g
i
H
k
c
o
l
C
6
.
0
s
t
R
)
1
(
e
m
i
T
e
s
i
R
L
C
S
d
n
a
A
D
S
0
0
3
s
n
t
F
)
1
(
e
m
i
T
ll
a
F
L
C
S
d
n
a
A
D
S
0
0
3
s
n
t
A
T
S
;
D
H
e
m
i
T
d
l
o
H
n
o
i
t
i
d
n
o
C
t
r
a
t
S
6
.
0
s
t
A
T
S
;
U
S
e
m
i
T
p
u
t
e
S
n
o
i
t
i
d
n
o
C
t
r
a
t
S
)
t
r
a
t
S
d
e
t
a
e
p
e
R
a
r
o
f
(
6
.
0
s
t
T
A
D
;
D
H
e
m
i
T
d
l
o
H
t
u
p
n
I
a
t
a
D
0
s
n
t
T
A
D
;
U
S
e
m
i
T
p
u
t
e
S
t
u
p
n
I
a
t
a
D
0
0
1
s
n
t
O
T
S
;
U
S
e
m
i
T
p
u
t
e
S
n
o
i
t
i
d
n
o
C
p
o
t
S
6
.
0
s
t
A
A
d
il
a
V
t
u
O
a
t
a
D
o
t
w
o
L
L
C
S
0
0
9
s
n
t
H
D
e
m
i
T
d
l
o
H
t
u
O
a
t
a
D
0
5
s
n
t
F
U
B
)
1
(
a
e
r
o
f
e
B
e
e
r
F
e
b
t
s
u
m
s
u
B
e
h
t
e
m
i
T
t
r
a
t
S
n
a
C
n
o
i
s
s
i
m
s
n
a
r
T
w
e
N
3
.
1
s
t
C
W
)
3
(
)
e
g
a
P
r
o
e
t
y
B
(
e
m
i
T
e
l
c
y
C
e
t
i
r
W
5
s
m