1
CAT811, CAT812
4-Pin Microprocessor Power Supply Supervisors
FEATURES
s
Precision monitoring of
+5.0 V (+/- 5%, +/- 10%, +/- 20%),
+3.3 V (+/- 5%, +/ 10%),
+3.0 V (+/- 10%) and
+2.5 V (+/- 5%) power supplies
s
Offered in two output configurations:
- CAT811: Active LOW reset
- CAT812: Active HIGH reset
s
Manual reset input
s
Direct replacements for the MAX811 and
MAX812 in applications operating over the
industrial temperature range
s
Reset valid down to V
CC
= 1.0 V
s
6
A power supply current
s
Power supply transient immunity
s
Compact 4-pin SOT143 package
s
Industrial temperature range: -40C to +85C
2004 by Catalyst Semiconductor, Inc., Patent Pending
Characteristics subject to change without notice
Doc. No. 3005, Rev. P
APPLICATIONS
s
Computers
s
Servers
s
Laptops
s
Cable modems
s
Wireless communications
s
Embedded control systems
s
White goods
s
Power meters
s
Intelligent instruments
s
PDAs and handheld equipment
DESCRIPTION
The CAT811 and CAT812 are
P supervisory circuits
that monitor power supplies in digital systems. The
CAT811 and CAT812 are direct replacements for the
MAX811 and MAX812 in applications operating over the
industrial temperature range; both have a manual reset
input.
These devices generate a reset signal, which is asserted
while the power supply voltage is below a preset threshold
level and for at least 140 ms after the power supply level
has risen above that level. The underlying floating gate
technology, AE
2(TM)
used by Catalyst Semiconductor,
makes it possible to offer any custom reset threshold
value. Seven industry standard threshold levels are
offered to support +5.0 V, +3.3 V, +3.0 V and +2.5 V
systems.
The CAT811 features a
RESET
push-pull output (active
LOW) and the CAT812 features a RESET push-pull
output (active HIGH).
Fast transients on the power supply are ignored and the
output is guaranteed to be in the correct state at V
cc
levels as low as 1.0 V.
The CAT811/812 are fully specified over the industrial
temperature range (-40C to 85C) and are available in
a compact 4-pin SOT143 package.
PIN CONFIGURATION
THRESHOLD SUFFIX SELECTOR
Nominal Threshold
Threshold Suffix
Voltage
Designation
4.63V
L
4.38V
M
4.00V
J
3.08V
T
2.93V
S
2.63V
R
2.32V
Z
HA
LOGEN FREE
TM
LEAD FREE
1
2
4
3
GND
(RESET)
VCC
CAT811
(CAT812)
RESET
2
CAT811, CAT812
Doc. No. 3005, Rev. P
Patent Pending
ORDERING INFORMATION
Insert threshold suffix (L, M, J, T, S, R or Z) into the blank position. Example: CAT811LTBI-T for 4.63 V, and lead-free SOT143 package.
TOP MARKING
Where YM stands for Year and Month.
r
e
b
m
u
N
t
r
a
P
g
n
i
r
e
d
r
O
y
t
i
r
a
l
o
P
T
E
S
E
R
e
g
a
k
c
a
P
l
e
e
R
r
e
p
s
t
r
a
P
T
-
S
U
E
_
1
1
8
T
A
C
ll
u
P
-
h
s
u
P
T
E
S
E
R
3
4
1
T
O
S
,
n
i
p
-
4
k
3
0
1
T
-
S
U
E
_
1
1
8
T
A
C
ll
u
P
-
h
s
u
P
T
E
S
E
R
3
4
1
T
O
S
,
n
i
p
-
4
k
0
1
T
-
I
B
T
_
1
1
8
T
A
C
ll
u
P
-
h
s
u
P
T
E
S
E
R
n
e
e
r
G
3
4
1
T
O
S
,
n
i
p
-
4
k
3
0
1
T
-
I
B
T
_
1
1
8
T
A
C
ll
u
P
-
h
s
u
P
T
E
S
E
R
n
e
e
r
G
3
4
1
T
O
S
,
n
i
p
-
4
k
0
1
T
-
S
U
E
_
2
1
8
T
A
C
T
E
S
E
R
ll
u
P
-
h
s
u
P
3
4
1
T
O
S
,
n
i
p
-
4
k
3
0
1
T
-
S
U
E
_
2
1
8
T
A
C
T
E
S
E
R
ll
u
P
-
h
s
u
P
3
4
1
T
O
S
,
n
i
p
-
4
k
0
1
T
-
I
B
T
_
2
1
8
T
A
C
ll
u
P
-
h
s
u
P
T
E
S
E
R
,
n
i
p
-
4
3
4
1
T
O
S
n
e
e
r
G
k
3
0
1
T
-
I
B
T
_
2
1
8
T
A
C
ll
u
P
-
h
s
u
P
T
E
S
E
R
,
n
i
p
-
4
3
4
1
T
O
S
n
e
e
r
G
k
0
1
3
4
1
T
O
S
n
e
e
r
G
3
4
1
T
O
S
L
1
1
8
T
A
C
M
Y
M
A
M
Y
H
D
M
1
1
8
T
A
C
M
Y
N
A
M
Y
J
D
J
1
1
8
T
A
C
M
Y
Z
A
M
Y
K
C
T
1
1
8
T
A
C
M
Y
P
A
M
Y
L
D
S
1
1
8
T
A
C
M
Y
Q
A
M
Y
M
D
R
1
1
8
T
A
C
M
Y
R
A
M
Y
N
D
Z
1
1
8
T
A
C
M
Y
Y
A
M
Y
P
C
L
2
1
8
T
A
C
M
Y
S
A
M
Y
R
D
M
2
1
8
T
A
C
M
Y
T
A
M
Y
T
D
J
2
1
8
T
A
C
M
Y
U
A
M
Y
U
D
T
2
1
8
T
A
C
M
Y
V
A
M
Y
V
D
S
2
1
8
T
A
C
M
Y
W
A
M
Y
W
D
R
2
1
8
T
A
C
M
Y
X
A
M
Y
X
D
Z
2
1
8
T
A
C
M
Y
I
C
M
Y
Y
C
3
CAT811, CAT812
Patent Pending
Doc. No. 3005, Rev. P
PIN DESCRIPTIONS
Pin Number
CAT811
CAT812
1
1
GND
Ground
2
--
RESET
Active LOW reset.
RESET
is asserted if V
CC
falls below the reset threshold
and remains low for at least 140ms after V
CC
rises above the reset threshold.
--
2
RESET
Active HIGH reset. RESET is asserted if V
CC
falls below the reset
threshold and remains high for at least 140ms after V
CC
rises above
the reset threshold.
3
3
MR
Manual Reset Input. A logic LOW on
MR
asserts RESET. RESET remains
active as long as
MR
is LOW and for 140ms after
MR
returns HIGH. The
active low input has an internal 20k
pull-up resistor. The input should be left
open if not used. It can be driven by TTL or CMOS logic or shorted to ground
by a switch.
4
4
V
CC
Power supply voltage that is monitored.
Name Description
4
CAT811, CAT812
Doc. No. 3005, Rev. P
Patent Pending
ABSOLUTE MAXIMUM RATINGS*
Any pin with respect to ground .......... -0.3 V to +6.0 V
Input Current, V
CC
............................................. 20 mA
Output Current, RESET,
RESET ......................
20 mA
Rate of Rise, V
CC .............................................................
100 V/
s
Continuous Power Dissipation
Derate 4mW/C above 70C (SOT143) ........ 320 mW
Operating Temperature Range ........... -40
C to +85
C
Storage Temperature Range ............ -65
C to +105
C
Lead Soldering Temperature (10 sec) .............. 300
C
*COMMENT
Stresses above those listed under "Absolute Maximum Ratings" may
cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions
outside of those listed in the operational sections of this specification is not
implied. Exposure to any absolute maximum rating for extended periods
may affect device performance and reliability.
ELECTRICAL CHARACTERISTICS
V
CC
= Full range, T
A
= -40
C to +85
C unless otherwise noted. Typical values at T
A
= +25C and V
CC
= 5 V for the
L/M/J versions, V
CC
= 3.3 V for the T/S versions, V
CC
=3 V for the R version and V
CC
= 2.5 V for the Z version.
Parameter
Symbol
Conditions
Min
Typ
Max
Units
VCC Range
T
A
= 0C to +70C
1.0
5.5
T
A
= -40C to +85C
1.2
5.5
V
CC
< 5.5 V, J/L/M
8
20
V
CC
< 3.6 V, R/S/T/Z
6
15
T
A
= +25C
4.56
4.63
4.70
T
A
= -40C to +85C
4.50
4.75
T
A
= +25C
4.31
4.38
4.45
T
A
= -40C to +85C
4.25
4.50
T
A
= +25C
3.93
4.00
4.06
T
A
= -40C to +85C
3.89
4.10
T
A
= +25C
3.04
3.08
3.11
T
A
= -40C to +85C
3.00
3.15
T
A
= +25C
2.89
2.93
2.96
T
A
= -40C to +85C
2.85
3.00
T
A
= +25C
2.59
2.63
2.66
T
A
= -40C to +85C
2.55
2.70
T
A
= +25C
2.28
2.32
2.35
T
A
= -40C to +85C
2.25
2.38
T
A
= -40C to +85C
Supply Current
I
CC
V
A
L Threshold
M Threshold
J Threshold
T Threshold
S Threshold
R Threshold
Z Threshold
V
Reset
Threshold
Voltage
V
TH
5
CAT811, CAT812
Patent Pending
Doc. No. 3005, Rev. P
ELECTRICAL CHARACTERISTICS
V
CC
= Full range, T
A
= -40C to +85C unless otherwise noted. Typical values at T
A
= +25C and V
CC
= 5 V for
L/M/J versions, V
CC
= 3.3 V for T/S versions, V
CC
= 3 V for R version and V
CC
= 2.5 V for Z version.
Parameter
Symbol
Conditions
Min
Typ
(1)
Max
Units
Reset Threshold Tempco
30
ppm/C
V
CC
to Reset Delay (Note 2)
V
CC
= V
TH
to (V
TH
- 100 mV)
20
s
Reset Active Timeout Period
T
A
= -40C to +85C
140
240
400
ms
V
CC
= V
TH
min, I
SINK
= 1.2 mA
CAT811R/S/T/Z
V
CC
= V
TH
min, I
SINK
= 3.2 mA
CAT811J/L/M
V
CC
> 1.0 V, I
SINK
= 50
A
0.3
V
CC
= V
TH
max, I
SOURCE
= 500
A
CAT811R/S/T/Z
V
CC
= V
TH
max, I
SOURCE
= 800
A
CAT811J/L/M
V
CC
> V
TH
max, I
SINK
= 1.2 mA
CAT812R/S/T/Z
V
CC
> V
TH
max, I
SINK
= 3.2 mA
CAT812J/L/M
MR
Minimum Pulse Width
t
MR
10
s
MR Glitch Immunity
Note 3
100
ns
MR
to RESET Propagation
Delay
t
MD
Note 2
0.5
s
V
IH
V
CC
> V
TH (MAX)
, CAT811/812L/M/J
2.3 V
V
IL
0.8
V
IH
V
CC
> V
IH (MAX)
, CAT811/812R/S/T/Z
0.7V
CC
V
IL
0.25V
CC
MR
Pull-up Resistance
10
20
30
k
(continued)
Note 1: Production testing done at T
A
= +25C; limits over temperature guaranteed by design only.
Note 2:
RESET
output for the CAT811; RESET output for the CAT812
Note 3: Glitches of 100 ns or less typically will not generate a reset pulse.
V
OL
0.4
V
V
V
OH
RESET
Output Voltage High
(Push-pull, active LOW,
CAT811)
V
OL
RESET Output Voltage Low
(Push-pull, active HIGH,
CAT812)
V
V
OH
1.8 V < V
CC
V
TH
min, I
SOURCE
= 150
A
0.8 V
CC
0.8 V
CC
V
CC
- 1.5
V
RESET
Output Voltage Low
(Push-pull, active LOW,
CAT811)
0.4
RESET Output Voltage High
(Push-pull active HIGH,
CAT812)
0.3
0.3
V
MR
Input Threshold
6
CAT811, CAT812
Doc. No. 3005, Rev. P
Patent Pending
TYPICAL OPERATING CHARACTERISTICS
V
CC
= Full range, T
A
= -40C to +85C unless otherwise noted. Typical values at T
A
= +25C and V
CC
= 5 V for
L/M/J versions, V
CC
=3.3 V for T/S versions, V
CC
= 3 V for R version and V
CC
= 2.5 V for Z version.
SUPPLY CURRENT VS. TEMPERATURE
(NO LOAD, CAT8xxR/S/T/Z)
12
10
8
6
4
2
0
-50 0 50 100 150
SUPPL
Y CURRENT (
A)
TEMPERATURE (C)
POWER-DOWN RESET DELAY VS. TEMPERATURE
(CAT8xxR/S/T/Z)
14
12
10
8
6
4
2
0
POWER-DOWN RESET DELA
Y (
S)
TEMPERATURE (C)
POWER-UP RESET TIMEOUT
VS. TEMPERATURE
260
240
220
200
180
160
POWER-UP RESET TIMEOUT (mS)
TEMPERATURE (C)
NORMALIZED RESET THRESHOLD
VS. TEMPERATURE
1.0002
1
0.9998
0.9996
0.9994
0.9992
0.999
0.9988
0 20 40 60 80 100 120
NORMALIZED THRESHOLD
TEMPERATURE (C)
VCC=3.6V
VCC=5.5V
-50 0 50 100 150
VCC=5V
VCC=2.5V
-50 0 50 100 150
7
CAT811, CAT812
Patent Pending
Doc. No. 3005, Rev. P
DETAILED DESCRIPTIONS
RESET TIMING
The reset signal is asserted LOW for the CAT811 and HIGH for the CAT812 when the power supply voltage falls below
the threshold trip voltage and remains asserted for at least 140ms after the power supply voltage has risen above the
threshold.
V
CC
TRANSIENT RESPONSE
The CAT811/812 protect
Ps against brownout failure. Short duration transients of 4
sec or less and 100 mV
amplitude typically do not cause a false RESET.
Figure 2 shows the maximum pulse duration of negative-going V
CC
transients that do not cause a reset condition. As
the amplitude of the transient goes further below the threshold (increasing V
TH
- V
CC
), the maximum pulse duration
decreases. In this test, the V
CC
starts from an initial voltage of 0.5V above the threshold and drops below it by the
amplitude of the overdrive voltage (V
TH
- V
CC
).
Figure 1. Reset Timing Diagram
Figure 2. Maximum Transient Duration Without Causing a Reset Pulse vs. Reset Comparator Overdrive
30
25
20
15
10
5
0
TRANSIENT DURA
TION [
s)
RESET OVERDRIVE VTH - VCC [mV]
1 10 100 1000
TAMB = 25
C
CAT8xxM
CAT8xxZ
5V
0V
5V
0V
5V
0V
CAT811
CAT812
Threshold
Voltage
140ms
minimum
Reset Timeout Period
Power
Supply
Voltage
RESET
RESET
8
CAT811, CAT812
Doc. No. 3005, Rev. P
Patent Pending
VALID RESET WITH V
CC
UNDER 1.0 V
To ensure that the CAT811
RESET
pin is in a known state when V
CC
is under 1.0 V, a 100 k
pull-down resistor
between
RESET
pin and GND is recommended; the value is not critical. For the CAT812, a pull-up resistor from
RESET pin to V
CC
is needed.
BI-DIRECTIONAL RESET PIN INTERFACING
The CAT811/812 can interface with
P/
C bi-directional reset pins by connecting a 4.7 k
resistor in series with the
CAT811/812 reset output and the
P/
C bi-directional reset pin.
CAT811
GND
VCC
100k
Power
Supply
RESET
CAT812
GND
VCC
100k
Power
Supply
RESET
FIGURE 3.
RESET
RESET
RESET
RESET
RESET
Valid with VCC Under 1.0 V
FIGURE 4. RESET Valid with VCC Under 1.1 V
FIGURE 5. Bi-directional Reset Pin Interfacing
CAT811
GND
VCC
4.7k
Power
Supply
RESET
Buffered
RESET
BUF
RESET
INPUT
GND
Bi-directional I/O Pin
P
(For example: 68HC11)
9
CAT811, CAT812
Patent Pending
Doc. No. 3005, Rev. P
OTHER SUPERVISORY PRODUCTS
Function
CAT1161/3
CAT1162
CAT809
CAT810
CAT811
CAT812
With 16k Bit Serial EEPROM Memory
Watchdog Timer
Manual Reset Input
Active Low Reset
Active High Reset
Dual Polarity Reset Outputs
Package
8-pin
8-pin
3-pin
3-pin
4-pin
4-pin
DIP and SOIC
DIP and SOIC
SOT23 and
SOT23 and
SOT143
SOT143
SC70
SC70
0.10 MAX
0.013 MIN
1.12 MAX
0.89 MIN
3.04 MAX
2.80 MIN
0.94 MAX
0.88 MIN
2.64 MAX
2.10 MIN
2.05 MAX
1.78 MIN
0.89 MAX
0.76 MIN
0.20
0.51 MAX
0.37 MIN
1.40 MAX
1.20 MIN
0.18 MAX
0.085 MIN
0.54 REF
0.41 MAX
0.21 MIN
0.20
GAUGE PLANE
PACKAGE INFORMATION
Plastic SOT143 (4-Pin)
10
CAT811, CAT812
Doc. No. 3005, Rev. P
Patent Pending
REVISION HISTORY
Date
Rev.
Reason
10/22/03
L
Updated Ordering Information
12/22/2003
M
Updated Features
Replaced power-up reset timeout vs. temperature graph
with updated one
Relaced VCC Transient Response graph with updated
one
3/22/04
N
Updated Features
Updated Description
Updated Ordering Information
Added Top Markings
Updated Absolute Maximum Ratings
Updated Electrical Characteristics
Updated Detailed Description
3/25/2004
O
Changed Preliminary designation to Final
Updated Top Markings
Updated Electrical Characteristics (Reset Active
Timeout Period Max)
3/25/2004
P
Corrected Pin Configure diagram
Copyrights, Trademarks and Patents
Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:
DPP TM
AE
2
TM
Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents
issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.
CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS
PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE
RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING
OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.
Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or
other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a
situation where personal injury or death may occur.
Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets
labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.
Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate
typical semiconductor applications and may not be complete.
Publication #:
3005
Revison:
P
Issue date:
3/25/04
Type:
Final
Patent Pending
Catalyst Semiconductor, Inc.
Corporate Headquarters
1250 Borregas Avenue
Sunnyvale, CA 94089
Phone: 408.542.1000
Fax: 408.542.1200
www.catalyst-semiconductor.com
PDF 
ZIP