Advance Product Information
This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.
1
Copyright
Cirrus Logic, Inc. 2002
(All Rights Reserved)
http://www.cirrus.com
CS4398
120 dB, 192 kHz Multi-Bit DAC with Volume Control
Features
Advanced Multi-bit Delta-Sigma Architecture
120 dB Dynamic Range
-105 dB THD+N
Low Clock Jitter Sensitivity
Differential Analog Outputs
PCM input
102dB of stopband attenuation
Supports sample rates up to 192 kHz
Accepts up to 24 bit audio data
Supports Left or Right Justified, and I
2
S Serial
Audio Interface formats
Selectable digital filter response
Volume control with 1/2 dB step size and soft
ramp
Flexible channel routing and mixing
Selectable De-Emphasis
Supports Stand Alone or I
2
C/SPI
Configuration
28-pin TSSOP
Direct Stream Digital (DSD)
Dedicated DSD input pins
On chip 50 kHz filter to meet Scarlet Book SACD
recommendations
Matched PCM and DSD Analog Output Levels
Volume control with 1/2 dB step size and soft
ramp
DSD mute detection
Supports Phase Modulated Inputs
Optional Direct DSD Path to On Chip Switched
Capacitor Filter
Embedded Level Translators
Allows 1.8 V to 5 V Serial Audio Input
1.8 V to 5 V Control Data Input
Control Output for External Muting
Independent Mute Controls for Left and Right
Supports Auto Detection of Mute Output Polarity
Typical Applications
DVD players
SACD players
A/V receivers
Professional audio products
I
P C M
S e ri a l
I n te r fa c e
M ultibit
Modulator
In terpolation
Filter with
Volum e Con trol
In t e r n a l V o l ta g e
R e fe re n c e
E x t e r n a l
M u te
C o n tr o l
S w it c h e d
C a p a c i to r
D A C a n d
F i lte r
D S D
i n te r fa c e
Serial Audio Input
L e ft a n d
R ig h t M u t e
C o n tr o l s
R ig h t
D if fe r e n t ia l
O u tp u t
L e ft
D if fe r e n t ia l
O u tp u t
D SD Bitstream Input
D S D P r o c e s s o r
R e s e t
1.8 V to 5V
1.8 V to 5 V
- V o l u m e c o n tr o l
- 5 0 k H z f il te r
S w it c h e d
C a p a c i to r
D A C a n d
F i lte r
Register/H ardw are
Configuration
MU
X
MU
X
D i r e c t D S D
L
evel
T
r
an
sl
at
o
r
L
evel
T
r
an
sl
at
o
r
H ardware or I
2
C/SPI
Contro l Data
MU
X
M ultibit
Modulator
Interpolation
Filter with
Volume Con trol
3 V to 5 V
5 V
AT
AP
I
M
i
x
e
r
NOV `02
DS568A1
CS4398
2
DS568A1
Stand Alone Mode Features
Selectable Oversampling Modes
32 to 50kHz sampling rates
50kHz to 100kHz sampling rates
100kHz to 200kHz sampling rates
Selectable Serial Audio Interface Formats
Left Justified, up to 24-bit
I
2
S, up to 24 bit
Right Justified 16 bit
Right Justified 24 bit
Auto Mute Output Polarity Detect
Auto Mute on Static PCM Samples
44.1kHz 50/15
s De-Emphasis Available
Soft Volume Ramp-up after Reset is
Released
Control Port Mode Features
Selectable Oversampling Modes
32 to 50kHz sampling rates
50kHz to 100kHz sampling rates
100kHz to 200kHz sampling rates
Selectable Serial Audio Interface Formats
Left Justified, up to 24-bit
I
2
S, up to 24 bit
Right Justified 16 bit
Right Justified 18 bit
Right Justified 20 bit
Right Justified 24 bit
Direct Stream Digital Mode
Selectable Auto or Manual Mute Polarity
Selectable Interpolation filters
Selectable 32, 44.1, and 48kHz De-
Emphasis
Configurable ATAPI Mixing Functions
Configurable Volume and Muting Controls
Description
The CS4398 is a complete stereo 24bit/192kHz digital-
to-analog system. This D/A system includes digital de-
emphasis, half dB step size volume control, ATAPI
channel mixing, selectable fast and slow digital interpo-
lation filters followed by an oversampled multi-bit delta-
sigma modulator which includes mismatch shaping
technology that eliminates distortion due to capacitor
mismatch. Following this stage is a multi-element
switched capacitor stage and low pass filter with differ-
ential analog outputs.
The CS4398 also has an proprietary DSD processor
which allows for volume control and 50 kHz on chip fil-
tering without an intermediate decimation stage. It also
offers an optional path for direct DSD conversion by di-
rectly using the multi-element switched capacitor array.
The CS4398 accepts PCM data at sample rates from
32 kHz to 200 kHz, DSD audio data, has selectable dig-
ital filters, consumes little power, and delivers excellent
sound quality.
ORDERING INFORMATION
Model
Temp Range
Description
CS4398-CZ
-10 to 70
C
28-pin TSSOP
CDB4398
Evaluation Board
CS4398
DS568A1
3
TABLE OF CONTENTS
1. PINOUT DRAWING ................................................................................................................... 4
2. CHARACTERISTICS AND SPECIFICATIONS ........................................................................ 6
RECOMMENDED OPERATING SPECIFICATIONS ............................................................... 6
ABSOLUTE MAXIMUM RATINGS ........................................................................................... 6
ANALOG CHARACTERISTICS................................................................................................ 7
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE .......................... 8
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE .......................... 9
DSD COMBINED DIGITAL AND ON-CHIP ANALOG FILTER RESPONSE............................ 9
SWITCHING CHARACTERISTICS ........................................................................................ 10
SWITCHING CHARACTERISTICS - DSD ............................................................................. 12
SWITCHING CHARACTERISTICS - CONTROL PORT - I2C FORMAT ............................... 13
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT ............................... 14
DIGITAL INPUT CHARACTERISTICS ................................................................................... 15
DIGITAL INTERFACE SPECIFICATIONS ............................................................................. 15
3. TYPICAL CONNECTION DIAGRAM
.................................................................................. 16
4. APPLICATIONS ..................................................................................................................... 17
4.1 Grounding and Power Supply Decoupling ....................................................................... 17
4.2 Analog Output and Filtering ............................................................................................. 17
4.3 The MUTEC Outputs ....................................................................................................... 17
4.4 Oversampling Modes ....................................................................................................... 18
4.5 Master and Serial Clock Ratios ....................................................................................... 18
4.6 Stand Alone Mode Settings ............................................................................................. 18
4.7 Control Port Mode ........................................................................................................... 20
5. CONTROL PORT INTERFACE ............................................................................................. 22
5.1 Memory Address Pointer (MAP) ...................................................................................... 22
5.2 Enabling the Control Port ................................................................................................ 22
5.3 Format Selection ............................................................................................................. 22
5.4 I2C Format ....................................................................................................................... 22
5.5 SPI Format ...................................................................................................................... 23
6. REGISTER QUICK REFERENCE .......................................................................................... 25
7. REGISTER DESCRIPTION .................................................................................................... 26
7.1 Chip ID - Register 01h ...................................................................................................... 26
7.2 Mode Control 1 - Register 02h ......................................................................................... 26
7.3 Volume Mixing and Inversion Control - Register 03h ....................................................... 28
7.4 Mute Control - Register 04h ............................................................................................. 30
7.5 Channel A Volume Control - Register 05h ....................................................................... 31
7.6 Channel B Volume Control - Register 06h ....................................................................... 31
7.7 Ramp and Filter Control - Register 07h ............................................................................ 31
7.8 Misc. Control - Register 08h ............................................................................................. 34
7.9 Misc. Control - Register 09h ............................................................................................. 35
8. PARAMETER DEFINITIONS .................................................................................................. 36
9. REFERENCES ........................................................................................................................ 36
10. PACKAGE DIMENSIONS .................................................................................................... 37
10.1 28-TSSOP ..................................................................................................................... 37
11. APPENDIX ............................................................................................................................ 38
CS4398
4
DS568A1
1. PINOUT DRAWING
Figure 1. Pinout Drawing
Contacting Cirrus Logic Support
For all product questions and inquiries contact a Cirrus Logic Sales Representative.
To find one nearest you go to
http://www.cirrus.com/corporate/contacts/sales.cfm
IMPORTANT NOTICE
"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "Advance" product infor-
mation describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the infor-
mation contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty
of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being
relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those
pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this
information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus
and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or
other intellectual property rights. Cirrus owns the copyrights of the information contained herein and gives consent for copies to be made of the information only
for use within your organization with respect to Cirrus integrated circuits or other parts of Cirrus. This consent does not extend to other copying such as copying
for general distribution, advertising or promotional purposes, or for creating any work for resale.
An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this ma-
terial and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be
obtained from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign
Trade Law and is to be exported or taken out of the PRC.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE
PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANT-
ED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS
IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.
Purchase of I
2
C components of Cirrus Logic, Inc., or one of its sublicensed Associated Companies conveys a license under the Phillips I
2
C Patent Rights to use
those components in a standard I
2
C system.
Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trade-
marks or service marks of their respective owners.
DSD_B
DSD_A
DSD_SCLK
VLS
SDIN
VQ
SCLK
AMUTEC
LRCK
AOUTA-
MCLK
AOUTA+
VD
VA
DGND
AGND
M3 (AD1/CDIN)
AOUTB+
M2 (SCL/CCLK)
AOUTB-
M1 (SDA/CDOUT)
BMUTEC
M0 (AD0/CS)
VREF
RST
REF_GND
VLC
FILT+
1
2
3
4
5
6
7
8
21
22
23
24
25
26
27
28
9
10
11
12
17
18
19
20
13
14
15
16
CS4398
DS568A1
5
Pin Name
#
Pin Description
DSD_A
DSD_B
28
1
Direct Stream Digital Input (Input) - Input for Direct Stream Digital serial audio data.
DSD_SCLK
2
DSD Serial Clock (Input) - Serial clock for the Direct Stream Digital audio interface.
SDIN
3
Serial Audio Data Input (Input) - Input for two's complement serial audio data.
SCLK
4
Serial Clock (Input) - Serial clock for the serial audio interface.
LRCK
5
Left Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial audio
data line.
MCLK
6
Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.
VD
7
Digital Power (Input) - Positive power for the digital section.
DGND
8
Digital Ground (Input) - Ground reference for the digital section.
RST
13
Reset (Input) - The device enters system reset when enabled.
VLC
14
Control Port Power (Input) - Positive power for Control Port I/O.
FILT+
15
Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
REF_GND
16
Reference Ground (Input) - Ground reference for the internal sampling circuits.
VREF
17
Voltage Reference (Input) - Positive voltage reference for the internal sampling circuits.
BMUTEC
AMUTEC
18
25
Mute Control (Output) - The Mute Control pin is active during power-up initialization, muting, power-
down or if the master clock to left/right clock frequency ratio is incorrect. During reset these outputs are
set to a high impedance.
AOUTB+
AOUTB-
20
19
Differential Right Channel Analog Output (Output) - The full scale differential analog output level is
specified in the Analog Characteristics specification table.
AGND
21
Analog Ground (Input) - Ground reference for the analog section.
VA
22
Analog Power (Input) - Positive power for the analog section.
AOUTA+
AOUTA-
23
24
Differential Left Channel Analog Output (Output) - The full scale differential analog output level is
specified in the Analog Characteristics specification table.
VQ
26
Quiescent Voltage (Output) - Filter connection for internal quiescent voltage.
VLS
27
Serial Audio Interface Power (Input) - Positive power for serial audio interface I/O.
Stand Alone Mode Definitions
M3
M2
M1
M0
9
10
11
12
Mode Selection (Input) - Determines the operational mode of the device.
Control Port Mode Definitions
AD1/CDIN
9
Address Bit 1 (I
2
C) / Control Data Input (SPI) (Input) - AD1 is a chip address pin in I
2
C mode; CDIN is
the input data line for the Control Port interface in SPI mode.
SCL/CCLK
10
Serial Control Port Clock (Input) - Serial clock for the serial Control Port.
SDA/CDOUT
11
Serial Control Data (I
2
C) / Control Data Output (SPI) (Input/Output) - SDA is a data I/O line in I
2
C
mode. CDOUT is the output data line for the Control Port interface in SPI mode.
AD0/CS
12
Address Bit 0 (I
2
C) / Control Port Chip Select (SPI) (Input) - AD0 is a chip address pin in I
2
C mode;
CS is the chip select signal for SPI format.
CS4398
6
DS568A1
2. CHARACTERISTICS AND SPECIFICATIONS
RECOMMENDED OPERATING SPECIFICATIONS
(AGND = 0V; all voltages with respect to
ground.)
ABSOLUTE MAXIMUM RATINGS
(AGND = 0V; all voltages with respect to ground.)
WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is
not guaranteed at these extremes.
Parameters
Symbol
Min
Typ
Max
Units
DC Power Supply
Analog power
Voltage reference
Digital power
Serial audio interface power
Control port interface power
VA
VREF
VD
VLS
VLC
4.75
4.75
3.1
1.7
1.7
5.0
5.0
3.3
5.0
5.0
5.25
5.25
5.25
5.25
5.25
V
V
V
V
V
Specified Temperature Range
-CS & -CZ
T
A
-10
-
70
C
Parameters
Symbol
Min
Max
Units
DC Power Supply
Analog power
Voltage reference
Digital power
Serial audio interface power
Control port interface power
VA
VREF
VD
VLS
VLC
-0.3
-0.3
-0.3
-0.3
-0.3
6.0
6.0
6.0
6.0
6.0
V
Input Current
any pin except supplies
I
in
-
10
mA
Digital Input Voltage
Serial audio interface
Control port interface
V
IN-LS
V
IN-LC
-0.3
-0.3
VLS+ 0.4
VLC+ 0.4
V
V
Ambient Operating Temperature (power applied)
T
A
-55
125
C
Storage Temperature
T
stg
-65
150
C
CS4398
DS568A1
7
ANALOG CHARACTERISTICS
(Min/Max performance characteristics and specifications are guaran-
teed over the Recommended Operating Specifications. Typical performance characteristics are derived from mea-
surements taken at T
A
= 25
C, VA = 5.0 VDC, VD = 3.3 VDC.)
(Test conditions (unless otherwise specified): Input test signal is a 997 Hz sine wave at 0 dBFS; measurement
bandwidth is 10 Hz to 20 kHz; test load R
L
= 1k
, C
L
= 10 pF.)
Notes: 1. One-half LSB of triangular PDF dither is added to data.
2. Performance limited by 16-bit quantization noise.
3. DSD performance may be limited by the source recording.
Parameter
Symbol
Min
Typ
Max
Unit
Dynamic Performance - All PCM modes and DSD Processor mode
Dynamic Range (Note 1)
24-bit
A-Weighted
unweighted
16-bit
A-Weighted
(Note 2) unweighted
114
111
-
-
120
117
97
94
-
-
-
-
dB
dB
dB
dB
Total Harmonic Distortion + Noise
(Note 1)
24-bit
0 dB
-20 dB
-60 dB
16-bit
0 dB
(Note 2)
-20 dB
-60 dB
THD+N
-
-
-
-
-
-
-105
-97
-57
-94
-74
-34
-99
-
-
-
-
-
dB
dB
dB
dB
dB
dB
Idle Channel Noise / Signal-to-noise ratio
-
120
-
dB
Dynamic Performance - Direct DSD
Dynamic Range (Note 3)
A-Weighted
unweighted
111
108
117
114
-
-
dB
dB
Total Harmonic Distortion + Noise
(Note 3)
0 dB
-20 dB
-60 dB
THD+N
-
-
-
-105
-94
-54
-99
-
-
dB
dB
dB
Dynamic Performance for All Modes
Interchannel Isolation
(1 kHz)
-
100
-
dB
DC Accuracy
Interchannel Gain Mismatch
ICGM
-
0.1
-
dB
Gain Drift
-
100
-
ppm/C
Analog Output Characteristics and Specifications
Full Scale Differential
PCM, DSD processor
Output Voltage
Direct DSD mode
136%V
A
98%V
A
138%V
A
100%V
A
140%V
A
102%V
A
Vpp
Vpp
Output Impedance
Z
OUT
-
50
-
Minimum AC-Load Resistance
R
L
-
1
-
k
Maximum Load Capacitance
C
L
-
100
-
pF
CS4398
8
DS568A1
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE
The
filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate
by multiplying the given characteristic by Fs.) (See note 9.)
Notes: 4. Slow Roll-off interpolation filter is only available in Control Port mode.
5. Filter response is guaranteed by design.
6. Response is clock dependent and will scale with Fs.
7. For Single Speed Mode, the Measurement Bandwidth is from stopband to 3 Fs.
For Double Speed Mode, the Measurement Bandwidth is from stopband to 3 Fs.
For Quad Speed Mode, the Measurement Bandwidth is from stopband to 1.34 Fs.
8. De-emphasis is available only in Single Speed Mode; Only 44.1kHz De-emphasis is available in stand
alone mode.
9. Amplitude vs. Frequency plots of this data are available in "Appendix" on page 38.
Parameter
Fast Roll-Off
Unit
Min
Typ
Max
Combined Digital and On-chip Analog Filter Response - Single Speed Mode (Note 5)
Passband (Note 6)
to -0.01 dB corner
to -3 dB corner
0
0
-
-
.454
.499
Fs
Fs
Frequency Response 10 Hz to 20 kHz
-0.01
-
+0.01
dB
StopBand
0.547
-
-
Fs
StopBand Attenuation
(Note 7)
102
-
-
dB
Group Delay
-
9.4/Fs
-
s
Passband Group Delay Deviation
0 - 20kHz
-
-
0.56/Fs
s
De-emphasis Error (Note 8)
Fs = 32 kHz
(Relative to 1kHz)
Fs = 44.1 kHz
Fs = 48 kHz
-
-
-
-
-
-
0.23
0.14
0.09
dB
dB
dB
Combined Digital and On-chip Analog Filter Response - Double Speed Mode - 96kHz (Note 5)
Passband (Note 6)
to -0.01 dB corner
to -3 dB corner
0
0
-
-
.430
.499
Fs
Fs
Frequency Response 10 Hz to 20 kHz
-0.01
-
0.01
dB
StopBand
.583
-
-
Fs
StopBand Attenuation
(Note 7)
80
-
-
dB
Group Delay
-
4.6/Fs
-
s
Passband Group Delay Deviation
0 - 20 kHz
-
-
0.03/Fs
s
Combined Digital and On-chip Analog Filter Response - Quad Speed Mode - 192kHz (Note 5)
Passband (Note 6)
to -0.01 dB corner
to -3 dB corner
0
0
-
-
.105
.490
Fs
Fs
Frequency Response 10 Hz to 20 kHz
-0.01
-
0.01
dB
StopBand
.635
-
-
Fs
StopBand Attenuation
(Note 7)
90
-
-
dB
Group Delay
-
4.7/Fs
-
s
Passband Group Delay Deviation
0 - 20 kHz
-
-
0.01/Fs
s
CS4398
DS568A1
9
COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE
(cont.)
DSD COMBINED DIGITAL AND ON-CHIP ANALOG FILTER RESPONSE
Parameter
Slow Roll-Off (Note 4)
Unit
Min
Typ
Max
Single Speed Mode (Note 5)
Passband (Note 6)
to -0.01 dB corner
to -3 dB corner
0
0
-
-
0.417
0.499
Fs
Fs
Frequency Response 10 Hz to 20 kHz
-0.01
-
+0.01
dB
StopBand
.583
-
-
Fs
StopBand Attenuation
(Note 7)
64
-
-
dB
Group Delay
-
6.65/Fs
-
s
Passband Group Delay Deviation
0 - 20 kHz
-
0.29/Fs
s
De-emphasis Error (Note 8)
Fs = 32 kHz
(Relative to 1kHz)
Fs = 44.1 kHz
Fs = 48 kHz
-
-
-
-
-
-
0.23
0.14
0.09
dB
dB
dB
Double Speed Mode - 96kHz (Note 5)
Passband (Note 6)
to -0.01 dB corner
to -3 dB corner
0
0
-
-
.296
.499
Fs
Fs
Frequency Response 10 Hz to 20 kHz
-0.01
-
0.01
dB
StopBand
.792
-
-
Fs
StopBand Attenuation
(Note 7)
70
-
-
dB
Group Delay
-
3.9/Fs
-
s
Passband Group Delay Deviation
0 - 20 kHz
-
0.01/Fs
s
Quad Speed Mode - 192kHz (Note 5)
Passband (Note 6)
to -0.01 dB corner
to -3 dB corner
0
0
-
-
.104
.481
Fs
Fs
Frequency Response 10 Hz to 20 kHz
-0.01
-
0.01
dB
StopBand
.868
-
-
Fs
StopBand Attenuation
(Note 7)
75
-
-
dB
Group Delay
-
4.2/Fs
-
s
Passband Group Delay Deviation
0 - 20 kHz
-
0.01/Fs
s
Parameter
Min
Typ
Max
Unit
DSD Processor mode (Note 5)
Passband (Note 6)
to -3 dB corner
0
-
50
kHz
Frequency Response 10 Hz to 20 kHz
-0.05
-
0.05
dB
Roll-off
27
-
-
dB/Oct
Direct DSD mode (Note 5)
Passband (Note 6)
to -0.1 dB corner
to -3 dB corner
0
0
-
-
26.9
176.4
kHz
kHz
Frequency Response 10 Hz to 20 kHz
-0.1
-
0
dB
CS4398
10
DS568A1
SWITCHING CHARACTERISTICS
(Inputs: Logic 0 = GND, Logic 1 = VLS, CL = 20pF)
Parameters
Symbol
Min
Typ
Max
Units
Input Sample Rate
Single Speed Mode
Double Speed Mode
Quad Speed Mode
Fs
Fs
Fs
30
50
100
-
-
-
50
100
200
kHz
kHz
kHz
MCLK Frequency
See Tables 1 & 2 (page 18) for compatible frequencies
MCLK Duty Cycle
40%
-
60%
LRCK Duty Cycle
45%
50
55%
SCLK Pulse Width Low
t
sclkl
20
-
-
ns
SCLK Pulse Width High
t
sclkh
20
-
-
ns
SCLK Period
Single Speed Mode
t
sclkw
-
-
ns
Double Speed Mode
t
sclkw
-
-
ns
Quad Speed Mode
t
sclkw
-
-
ns
SCLK rising to LRCK edge delay
t
slrd
20
-
-
ns
SCLK rising to LRCK edge setup time
t
slrs
20
-
-
ns
SDATA valid to SCLK rising setup time
t
sdlrs
22
-
-
ns
SCLK rising to SDATA hold time
t
sdh
20
-
-
ns
sclkh
t
slrs
t
s lrd
t
sdlrs
t
sdh
t
sclkl
t
SD ATA
SC LK
LR C K
Figure 2. Serial Mode Input Timing
1
128
(
)Fs
---------------------
1
64
( )Fs
------------------
2
M CLK
------------------
CS4398
DS568A1
11
L R C K
S C L K
L e ft C h a nn e l
R ig h t C h a n n e l
S D A T A
+3 +2 +1 LS B
+5 +4
M SB -1 -2 -3 -4 -5
+3 +2 +1 LS B
+5 +4
M S B -1 -2 -3 -4
Figure 3. Format 0 - Left Justified up to 24-bit Data
L R C K
S C L K
L e ft C h a n ne l
R ig h t C h a n n e l
S D A T A
+3 +2 +1 LS B
+5 +4
MS B -1 -2 -3 -4 -5
+3 +2 +1 L SB
+5 +4
MS B -1 -2 -3 -4
Figure 4. Format 1 - I
2
S up to 24-bit Data
LR CK
S CLK
L e ft C h a nne l
S D A TA
+ 5 + 4 + 3 +2 + 1 LSB
MSB -1 -2 -3 -4 -5
32 c lo c k s
R igh t C h a n ne l
LSB
+ 5 + 4 +3 + 2 +1 LSB
MSB -1
-2 -3 -4 -5
+ 6
-6
+ 6
-6
Figure 5. Format 2, Right Justified 16-Bit Data.
Format 3, Right Justified 24-Bit Data.
Format 4, Right Justified 20-Bit Data. (Available in Control Port Mode only)
Format 5, Right Justified 18-Bit Data. (Available in Control Port Mode only)
CS4398
12
DS568A1
SWITCHING CHARACTERISTICS - DSD
(Logic 0 = AGND = DGND; Logic 1 = VLS Volts;
C
L
= 20 pF)
Parameter
Symbol
Min
Typ
Max
Unit
MCLK Duty Cycle
40
-
60
%
DSD_SCLK Pulse Width Low
t
sclkl
160
-
-
ns
DSD_SCLK Pulse Width High
t
sclkh
160
-
-
ns
DSD_SCLK Frequency
(64x Oversampled)
(128x Oversampled)
1.024
2.048
-
-
3.2
6.4
MHz
MHz
DSD_A / _B valid to DSD_SCLK rising setup time
t
sdlrs
20
-
-
ns
DSD_SCLK rising to DSD_A or DSD_B hold time
t
sdh
20
-
-
ns
DSD clock to data transition (Phase Modulation mode)
t
dpm
-20
-
20
ns
sclkh
t
sclkl
t
DSD_A,DSD_B
D S D_ S CL K
s d lrs
t
sd h
t
Figure 6. Direct Stream Digital - Serial Audio Input Timing
d p m
t
DSD_A, DSD_B
D S D _ S C L K
( 6 4 F s )
D S D _ S C L K
( 1 2 8 F s )
d p m
t
Figure 7. Direct Stream Digital - Serial Audio Input Timing for
Phase Modulation mode
CS4398
DS568A1
13
SWITCHING CHARACTERISTICS - CONTROL PORT - I
2
C FORMAT
(Inputs:
Logic 0 = GND, Logic 1 = VLC, C
L
= 20 pF)
Notes: 10. Data must be held for sufficient time to bridge the transition time, t
fc
, of SCL.
Parameter
Symbol
Min
Max
Unit
SCL Clock Frequency
f
scl
-
100
kHz
RST Rising Edge to Start
t
irs
500
-
ns
Bus Free Time Between Transmissions
t
buf
4.7
-
s
Start Condition Hold Time (prior to first clock pulse)
t
hdst
4.0
-
s
Clock Low time
t
low
4.7
-
s
Clock High Time
t
high
4.0
-
s
Setup Time for Repeated Start Condition
t
sust
4.7
-
s
SDA Hold Time from SCL Falling
(Note 10)
t
hdd
0
-
s
SDA Setup time to SCL Rising
t
sud
250
-
ns
Rise Time of SCL and SDA
t
rc
, t
rc
-
1
s
Fall Time SCL and SDA
t
fc
, t
fc
-
300
ns
Setup Time for Stop Condition
t
susp
4.7
-
s
Acknowledge Delay from SCL Falling
t
ack
300
1000
ns
t
b uf
t
h dst
t
l o w
t
h d d
t
h ig h
t
su d
S to p
S t a r t
S D A
S C L
t
irs
R S T
t
h dst
t
rc
t
fc
t sust
t susp
S t a rt
S top
R e p e a te d
t
rd
t
fd
t ack
Figure 8. Control Port Timing - I
2
C Format
CS4398
14
DS568A1
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI FORMAT
(Inputs: Logic 0 = GND, Logic 1 = VLC, C
L
= 20 pF)
Notes: 11. t
spi
only needed before first falling edge of CS after RST rising edge. t
spi
= 0 at all other times.
12. Data must be held for sufficient time to bridge the transition time of CCLK.
13. For F
SCK
< 1 MHz.
14. CDOUT should not be sampled during this time period.
15. This time is by design and not tested.
Parameter
Symbol
Min
Max
Unit
CCLK Clock Frequency
f
sclk
-
6
MHz
RST Rising Edge to CS Falling
t
srs
500
-
ns
CCLK Edge to CS Falling
(Note 11)
t
spi
500
-
ns
CS High Time Between Transmissions
t
csh
1.0
-
s
CS Falling to CCLK Edge
t
css
20
-
ns
CCLK Low Time
t
scl
66
-
ns
CCLK High Time
t
sch
66
-
ns
CDIN to CCLK Rising Setup Time
t
dsu
40
-
ns
CCLK Rising to DATA Hold Time
(Note 12)
t
dh
15
-
ns
Rise Time of CCLK and CDIN
(Note 13)
t
r2
-
100
ns
Fall Time of CCLK and CDIN
(Note 13)
t
f2
-
100
ns
Transition time from CCLK to CDOUT valid
(Note 14)
t
scdov
-
40
ns
Time from CS rising to CDOUT high-Z
(Note 15)
t
cscdo
-
20
ns
t
r2
t
f2
t dsu t dh
t
s ch
t
s c l
C S
C C L K
C D IN
t css
t csh
t spi
t srs
R S T
C D O U T
t
s c d o v
t
s c d o v
t csc do
Hi-Im pedance
Figure 9. Control Port Timing - SPI Format (Read/Write)
CS4398
DS568A1
15
DC ELECTRICAL CHARACTERISTICS
Notes: 16. Normal operation is defined as RST pin = High with a 997 Hz, 0dBFS input sampled at the highest Fs
for each speed mode, and open outputs, unless otherwise specified.
17. I
A
measured with no loading on the AMUTEC and BMUTEC pins.
18. I
LC
measured with no external loading on pin 11 (SDA).
19. Power down mode is defined as RST pin = Low with all clock and data lines held static.
20. Valid with the recommended capacitor values on FILT+ and V
Q
as shown in the "Typical Connection
Diagram" on page 16.
21. This current is sourced/sinked directly from the VA supply.
DIGITAL INPUT CHARACTERISTICS
DIGITAL INTERFACE SPECIFICATIONS
Parameters
Symbol
Min
Typ
Max
Units
Normal Operation
(Note 16)
Power Supply Current
V
A
= 5 V (Note 17)
V
ref
= 5 V
V
D
= 5 V
V
D
= 3.3 V
Interface current (Note 18)
I
A
I
ref
I
D
I
D
I
LC
I
LS
-
-
-
-
-
-
25
1.5
25
18
2
80
28
2
38
27
-
-
mA
mA
mA
mA
A
A
Power Dissipation
VA = 5 V, VD = 5 V
VA = 5 V, VD = 3.3 V
-
-
258
192
340
240
mW
mW
Power Down Mode
(Note 19)
Power Supply Current
I
pd
-
200
-
A
Power Dissipation
VA = 5 V, VD = 5 V
VA = 5 V, VD = 3.3 V
-
-
1
1
-
-
mW
mW
All Modes of Operation
Power Supply Rejection Ratio (Note 20)
(1 kHz)
(60 Hz)
PSRR
-
-
60
40
-
-
dB
dB
Common Mode Voltage
V
Q
-
0.5V
A
-
V
Max Current draw from VQ
I
Qmax
-
1
-
A
FILT+ Nominal Voltage
-
V
A
-
V
Maximum MUTEC Drive Current
(Note 21)
-
3
-
mA
MUTEC High-Level Output Voltage
V
OH
VA
V
MUTEC Low-Level Output Voltage
V
OL
0
V
Parameters
Symbol
Min
Typ
Max
Units
Input Leakage Current
I
in
-
-
10
A
Input Capacitance
-
8
-
pF
Parameters
Symbol
Min
Typ
Max
Units
High-Level Input Voltage
Serial I/O
Control I/O
V
IH
V
IH
70%
70%
-
-
-
-
V
LS
V
LC
Low-Level Input Voltage
Serial I/O
Control I/O
V
IL
V
IL
-
-
-
-
20%
20%
V
LS
V
LC
MUTEC auto detect input high voltage
70%
VA
MUTEC auto detect input low voltage
30%
VA
CS4398
16
DS568A1
3. TYPICAL CONNECTION DIAGRAM
Figure 10. Typical Connection Diagram
DGND
AGND
REF_GND
FILT+
VQ
VD
VA
VLS
VLC
MCLK
SCLK
LRCK
SDIN
DSD_SCLK
DSD_A
DSD_B
M0 (AD0/CS)
M1 (SDA/CDOUT)
M2 (SCL/CCLK)
M3 (AD1/CDIN)
AMUTEC
AOUTA+
AOUTA -
BMUTEC
AOUTB+
AOUTB -
RST
VREF
Left Channel
Analog
Conditioning
and Mute
Right Channel
Analog
Conditioning
and Mute
PCM
Digital
Audio
Source
DSD
Audio
Source
Controler
or
stand alone
pull-ups/
downs
VA
0.1 uF
0.1 uF
33 uF
33 uF
3.3 uF
0.1 uF
0.1 uF
10 uF
10 uF
0.1 uF
0.1 uF
System
Clock
+3.3V to
+5V
+5V
+1.8V
to
+5V
+1.8V
to
+5V
CS4398
CS4398
DS568A1
17
4. APPLICATIONS
4.1 Grounding and Power Supply Decoupling
As with any high resolution converter, the CS4398 requires careful attention to power supply and grounding
arrangements to optimize performance. The Typical Connection Diagram shows the recommended power
arrangement with VA, VD, VLS and VLC connected to clean supplies. Decoupling capacitors should be located
as close to the device package as possible. If desired, all supply pins may be connected to the same supply, but
the recommended decoupling capacitors should still be placed on each supply pin. The AGND and DGND pins
should be tied together with solid ground plane fill underneath the converter extending out to the GND side of
the decoupling caps for VA, VD, VREF, and FILT+. This recommended layout can be seen in the CDB4398
evaluation board and datasheet.
4.2 Analog Output and Filtering
The Cirrus Logic application note "Design Notes for a 2-Pole Filter with Differential Input" (AN48) discusses the
second-order Butterworth filter and differential to single-ended converter topology which was implemented on
the CS4398 evaluation board, CDB4398, as seen in Figure 11.
The CS4398 does not include phase or amplitude compensation for an external filter. Therefore, the DAC
system phase and amplitude response will be dependent on the external analog circuitry.
Figure 11. Recommended Output Filter
4.3 The MUTEC Outputs
The AMUTEC and BMUTEC pins have an auto-polarity detect feature. The MUTEC output pins are high
impedance at the time of reset. The external mute circuitry needs to be self biased into an active state in order
to be muted during reset. Upon release of reset, the CS4398 will detect the status of the MUTEC pins (high or
low) and will then select that state as the polarity to drive when the mutes become active. The external-bias
voltage level that the MUTEC pins see at the time of release of reset must meet the "MUTEC auto detect input
high/low voltage" specs as outlined in the Digital Characteristics in section 2.
Figure 12 shows a single example of both an active high and an active low mute drive circuit. In these designs,
the pull-up and pull-down resistors have been especially chosen to meet the input high/low threshold when used
with the MMUN2111 and MMUN2211 internal bias resistances of 10k Ohms.
Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute minimum
in extraneous clicks and pops. Also, use of the Mute Control function can enable the system designer to achieve
idle channel noise/signal-to-noise ratios which are only limited by the external mute circuit.
CS4398
18
DS568A1
Figure 12. Recommended Mute Circuitry
4.4 Oversampling Modes
The CS4398 operates in one of three oversampling modes based on the input sample rate. Single-Speed mode
supports input sample rates up to 50 kHz and uses a 128x oversampling ratio. Double-Speed mode supports
input sample rates up to 100 kHz and uses an oversampling ratio of 64x. Quad-Speed mode supports input
sample rates up to 200 kHz and uses an oversampling ratio of 32x.
4.5 Master and Serial Clock Ratios
The required MCLK-to-LRCK ratio and suggested SCLK-to-LRCK ratio are outlined in table 1. MCLK can be at
any phase in regards to LRCK and SCLK. SCLK, LRCK and SDATA must meet the phase and timing
relationships outlined in Section 2. Some common MCLK frequencies have been outlined in table 2.
4.6 Stand Alone Mode Settings
In stand alone mode (also referred to as "hardware mode") the device is configured using the M0 through M3
pins. These pins must be connected to either the VLC supply or ground. The Interface format is set by pins M0
and M1. The sample rate range/oversampling mode (Single/Double/Quad Speed mode) and de-emphasis are
set by pins M2 and M3. The settings can be found in Tables 3 and 4.
Table 1. Clock Ratios
MCLK/LRCK
SCLK/LRCK
LRCK
Single Speed
256, 384, 512, 768, 1024*, 1152*
32, 48, 64, 96, 128
Fs
Double Speed
128, 192, 256, 384, 512*
32, 48, 64
Fs
Quad Speed
64
32 (16 bits only)
Fs
96
32, 48
Fs
128, 256*
32, 64
Fs
192
32, 48, 64, 96
Fs
CS4398
DS568A1
19
Table 2. Common Clock Frequencies
Table 3. Digital Interface Format, Stand Alone Mode Options
Table 4. Mode Selection, Stand Alone Mode Options
The following features are always enabled in stand alone mode: Auto-mute on zero data, Auto MUTEC polarity
detect, ramp volume from mute to 0dB by 1/8th dB steps every LRCK (soft ramp) after reset or clock mode
change, and the fast roll-off interpolation filter is used.
The following features are not available in stand alone mode: DSD mode, Right Justified 20 and 18 bit serial
audio interfaces, MCLK divide by 2 and MCLK divide by 3 (allows 1024 and 1152 clock ratios), slow roll-off
interpolation filter, volume control, ATAPI mixing, 48kHz and 32kHz de-emphasis, and all other features enabled
by registers that are not mentioned above.
4.6.1 Recommended Power-up Sequence (Stand Alone Mode)
1. Hold RST low until the power supply, master, and left/right clocks are stable. In this state, the Control Port
is reset to its default settings.
2. Bring RST high. The device will remain in a low power state and will initiate the stand alone power-up
sequence following approximately 2
18
MCLK cycles.
Mode
(sample-
rate range)
Sample
Rate
(kHz)
MCLK (MHz)
MCLKDIV2
MCLKDIV3
MCLK Ratio
256x
384x
512x
768x
1024x*
1152x*
Single Speed
(32 to 50 kHz)
32
8.1920
12.2880
16.3840
24.5760
32.7680
36.8640
44.1
11.2896
16.9344
22.5792
33.8688
45.1584
-
48
12.2880
18.4320
24.5760
36.8640
49.1520
-
MCLK Ratio
128x
192x
256x
384x
512x*
-
Double Speed
(50 to 100 kHz)
64
8.1920
12.2880
16.3840
24.5760
32.7680
-
88.2
11.2896
16.9344
22.5792
33.8688
45.1584
-
96
12.2880
18.4320
24.5760
36.8640
49.1520
-
MCLK Ratio
64x
96x
128x
192x
256x*
-
Quad Speed
(100 to 200 kHz)
176.4
11.2896
16.9344
22.5792
33.8688
45.1584
-
192
12.2880
18.4320
24.5760
36.8640
49.1520
-
*
These modes are only available in Control Port mode by setting the appropriate MCLKDIV bit.
M1
M0
DESCRIPTION
FORMAT
FIGURE
0
0
Left Justified, up to 24-bit data
0
3
0
1
I
2
S, up to 24-bit data
1
4
1
0
Right Justified, 16-bit Data
2
5
1
1
Right Justified, 24-bit Data
3
5
M3
M2
DESCRIPTION
0
0
Single-Speed without De-Emphasis (32 to 50 kHz sample rates)
0
1
Single-Speed with 44.1kHz De-Emphasis; see Figure 17 on page 27
1
0
Double-Speed (50 to 100 kHz sample rates)
1
1
Quad-Speed (100 to 200 kHz sample rates)
CS4398
20
DS568A1
4.7 Control Port Mode
4.7.1 Recommended Power-up Sequence (Control Port Mode)
1. Hold RST low until the power supply, master, and left/right clocks are stable. In this state, the Control Port
is reset to its default settings.
2. Bring RST high. Set the CPEN bit (Reg. 8h) prior to the completion of the stand alone power-up sequence
(approximately 2
18
MCLK cycles). Setting this bit will halt the stand alone power-up sequence and initialize
the Control Port to its default settings. The desired register settings can be loaded while keeping the PDN
bit (Reg. 8h) set to 1.
3. Clear the PDN bit to initiate the power-up sequence.
If the CPEN bit is not written within the allotted time, the device will startup in stand-alone mode and begin
converting data according to the current state of the M0 to M3 pins. Since these pins are also the control
port pins an undesired mode may be entered. For this reason, if the CPEN bit is not set before the allotted
time elapses, the SDIN line must be kept at static 0 (not dithered) until the device is properly configured.
This will keep the device from converting data improperly.
4.7.2 Sample Rate Range/Oversampling Mode (Control Port Mode)
Sample rate mode selection is determined by the FM bits (Reg. 02h).
4.7.3 Serial Audio Interface Formats (Control Port Mode)
The desired serial audio interface format is selected using the DIF2:0 bits (Reg. 02h).
4.7.4 MUTEC Pins (Control Port Mode)
The auto-mute polarity feature (mentioned in Section 4.3) is defeatable. The MUTEP1:0 bits in register 04h
give the option to over-ride the mute polarity which was auto detected at startup (see the Register Descrip-
tion section for more details).
4.7.5 Interpolation Filter (Control Port Mode)
To accommodate the increasingly complex requirements of digital audio systems, the CS4398 incorporates
selectable interpolation filters. A fast and a slow roll-off filter are available in each of Single, Double, and
Quad Speed modes. These filters have been designed to accommodate a variety of musical tastes and
styles. The FILT_SEL bit (Reg. 07h) is used to select which filter is used (see the Register Description sec-
tion for more details).
Filter specifications can be found in Section 2, and filter response plots can be found in Figures 20 to 43 in
"Appendix" on page 38.
4.7.6 Direct Stream Digital (DSD) Mode (Control Port Mode)
In control-port mode the FM bits (Reg. 02h) are used to configure the device for DSD mode. The DIF bits
(Reg 02h) then control the expected DSD rate and MCLK ratio.
The DSD_SRC bit (Reg. 02h) selects the input pins for DSD clocks and data. During DSD operation, the
PCM related pins should either be tied low or remain active with clocks. When the DSD related pins are not
being used they should either be tied low, or remain active with clocks.
The DIR_DSD bit (Reg 07h) selects between two proprietary methods for DSD to analog conversion. The
first method uses a decimation free DSD processing technique which allows for features such as matched
PCM level output, DSD volume control, and 50kHz on chip filter. The second method sends the DSD data
directly to the on-chip switched-capacitor filter for conversion (without the above mentioned features).
CS4398
DS568A1
21
The DSD_PM_EN bit (Reg. 09h) selects Phase Modulation (data plus data inverted) as the style of data
input. In this mode the DSD_PM_mode bit selects whether a 128Fs or 64x clock is used for phase modu-
lated 64x data (see Figure 13). Use of phase modulation mode may not directly effect the performance of
the CS4398, but may lower the sensitivity to board level routing of the DSD data signals.
The CS4398 can detect errors in the DSD data which does not comply to the SACD specification. The
STATIC_DSD and INVALID_DSD bits (Reg. 09h) allow the CS4398 to alter the incoming invalid DSD data.
Depending on the error, the data may either be attenuated or replaced with a muted DSD signal (the MUTEC
pins would set according to the DAMUTE bit (Reg. 04h)).
More information for any of these register bits can be found in the Register Description section.
The DSD input structure and analog outputs are designed to handle a nominal 0 dB-SACD (50% modulation
index) at full rated performance. Signals of +3 dB-SACD may be applied for brief periods of time however,
performance at these levels is not guaranteed. If sustained +3 dB-SACD levels are required, the digital vol-
ume control should be set to -3.0 dB. This same volume control register affects PCM output levels. There
is no need to change the volume control setting between PCM and DSD in order to have the 0dB output
levels match (both 0 dBFS and 0 dB-SACD will output at -3 dB in this case).
Figure 13. DSD phase modulation mode diagram
BC K A
(128Fs)
B C K D
(64Fs)
D S D _SC LK
D S D _A,
D SD _B
D 1
D 1
D 1
D 0
D 2
D 2
D 0
D S D _S C LK
D S D _A ,
D SD _B
BC K A
(64Fs)
D S D _SC LK
D S D P hase
M odulation M ode
D S D N orm al M ode
CS4398
22
DS568A1
5. CONTROL PORT INTERFACE
The Control Port is used to load all the internal settings. The operation of the Control Port may be completely asyn-
chronous with the audio sample rate. However, to avoid potential interference problems, the Control Port pins should
remain static if no operation is required.
5.1 Memory Address Pointer (MAP)
5.1.1 Memory Address Pointer (MAP) Register Detail
5.1.2 INCR (Auto Map Increment Enable)
Default = `0'
0 - Disabled, the MAP will stay constant for successive writes
1 - Enabled, the MAP will auto increment after each byte is written, allowing block reads or writes of succes-
sive registers
5.1.3 MAP3-0 (Memory Address Pointer)
Default = `0000'
5.2 Enabling the Control Port
On the CS4398 the Control Port pins are shared with stand alone configuration pins. To enable the Control Port,
the user must set the CPEN bit. This is done by performing an I
2
C or SPI write. Once the Control Port is enabled,
these pins are dedicated to Control Port functionality.
To prevent audible artifacts the CPEN bit (see Section 7) should be set prior to the completion of the stand alone
power-up sequence, approximately 2
18
MCLK cycles. Setting this bit will halt the stand alone power-up
sequence and initialize the Control Port to its default settings. Note, the CPEN bit can be set any time after RST
goes high; however, setting this bit after the stand alone power-up sequence has completed can cause audible
artifacts.
5.3 Format Selection
The Control Port has 2 formats: SPI and I
2
C, with the CS4398 operating as a slave device.
If I
2
C operation is desired, AD0/CS should be tied to VLC or GND. If the CS4398 ever detects a high to low
transition on AD0/CS after power-up, SPI format will automatically be selected.
5.4 I
2
C Format
In I
2
C Format, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL, with a
clock to data relationship as shown in Figure 14. The receiving device should send an acknowledge (ACK) after
each byte received. There is no CS pin. Pins AD0 and AD1 form the partial chip address and should be tied to
VLC or GND as required. The upper 5 bits of the 7 bit address field must be 10011.
5.4.1 Writing in I
2
C Format
To communicate with the CS4398, initiate a START condition of the bus (see Figure 14.). Next, send the
chip address. The eighth bit of the address byte is the R/W bit (low for a write). The next byte is the Memory
Address Pointer, MAP, which selects the register to be read or written. The MAP is then followed by the data
to be written. To write multiple registers, continue providing a clock and data, waiting for the CS4398 to ac-
knowledge between each byte. To end the transaction, send a STOP condition.
7
6
5
4
3
2
1
0
INCR
Reserved
Reserved
Reserved
MAP3
MAP2
MAP1
MAP0
0
0
0
0
0
0
0
0
CS4398
DS568A1
23
5.4.2 Reading in I
2
C Format
To communicate with the CS4398, initiate a START condition of the bus (see Figure 14.). Next, send the
chip address. The eighth bit of the address byte is the R/W bit (high for a read). The contents of the register
pointed to by the MAP will be output after the chip address. To read multiple registers, continue providing a
clock and issue an ACK after each byte. To end the transaction, send a STOP condition.
5.5 SPI Format
In SPI format, CS is the CS4398 chip select signal, CCLK is the Control Port bit clock, CDIN is the input data
line from the microcontroller, CDOUT is the output data line and the chip address is 1001100. CS, CCLK and
CDIN are all inputs and data is clocked in on the rising edge of CCLK. CDOUT is an output and is high
impedance when not actively outputting data.
5.5.1 Writing in SPI
Figure 15 shows the operation of the Control Port in SPI format. To write to a register, bring CS low. The
first 7 bits on CDIN form the chip address and must be 1001100. The eighth bit is a read/write indicator
(R/W), which must be low to write. The next 8 bits form the Memory Address Pointer (MAP), which is set to
the address of the register that is to be updated. The next 8 bits are the data which will be placed into register
designated by the MAP. To write multiple registers, keep CS low and continue providing clocks on CCLK.
End the read transaction by setting CS high.
Figure 15. Control Port Timing, SPI Format (Write)
S D A
S C L
1 0 0 1 1
A D 1
R /W
S ta rt
A C K
D A T A
1 -8
A C K
D A T A
1-8
A C K
S top
N o te : If o p e ra tio n is a w rite , th is b y te c o n ta in s th e M e m o ry A d d re s s P o in te r, M A P .
N o te 1
A D 0
Figure 14. Control Port Timing, I
2
C Format
MAP
MSB
LSB
DATA
byte 1
byte n
R/W
MAP = Memory Address Pointer
ADDRESS
CHIP
CDIN
CCLK
CS
1 0 0 1 1 0 0
CS4398
24
DS568A1
5.5.2 Reading in SPI
Figure 16 shows the operation of the Control Port in SPI format. To read to a register, bring CS low. The
first 7 bits on CDIN form the chip address and must be 1001100. The eighth bit is a read/write control (R/W),
which must be high to read. The CDOUT line will then output the data from the register designated by the
MAP. To read multiple registers, keep CS low and continue providing clocks on CCLK. End the read trans-
action by setting CS high. The CDOUT line will go to a high impedance state once CS goes high.
Figure 16. Control Port Timing, SPI Format (Read)
L S B
b y te 1
b y te n
R /W
A D D R E S S
C H IP
C D IN
C C L K
C S
1 0 0 1 1 0 0
M S B
D A TA
C D O U T
CS4398
DS568A1
25
6.
REGISTER QUICK REFERENCE
Addr
Function
7
6
5
4
3
2
1
0
1h
Chip ID
PART4
PART3
PART2
PART1
PART0
REV2
REV1
REV0
default
0
1
1
1
0
-
-
-
2h
Mode Control
DSD_SRC
DIF2
DIF1
DIF0
DEM1
DEM0
FM1
FM0
default
0
0
0
1
0
0
0
0
3h
Volume, Mixing,
and Inversion
Control
VOLB=A INVERTA
INVERTB
ATAPI4
ATAPI3
ATAPI2
ATAPI1
ATAPI0
default
0
0
0
0
1
0
0
1
4h
Mute Control
PAMUTE DAMUTE MUTEC A=B MUTE_A
MUTE_B
Reserved
MUTEP1
MUTEP0
default
1
1
0
0
0
0
0
0
5h
Channel A Volume
Control
VOL7
VOL6
VOL5
VOL4
VOL3
VOL2
VOL1
VOL0
default
0
0
0
0
0
0
0
0
6h
Channel B Volume
Control
VOL7
VOL6
VOL5
VOL4
VOL3
VOL2
VOL1
VOL0
default
0
0
0
0
0
0
0
0
7h
Ramp and Filter
Control
SZC1
SZC0
RMP_UP
RMP_DN
Reserved FILT_SEL
Reserved
DIR_DSD
default
1
0
1
1
0
0
0
0
8h
Misc. Control
PDN
CPEN
FREEZE
MCLKDIV2 MCLKDIV3 Reserved
Reserved
Reserved
default
1
0
0
0
0
0
0
0
9h
Misc. Control 2
Reserved Reserved
Reserved
Reserved
STATIC_
DSD
INVALID_
DSD
DSD_PM_MODE DSD_PM_EN
default
0
0
0
0
1
0
0
0
CS4398
26
DS568A1
7.
REGISTER DESCRIPTION
** All register access is R/W unless specified otherwise**
7.1
Chip ID - Register 01h
Function:
This register is Read-Only. Bits 7 through 3 are the part number ID which is 01110b (14h) and the remain-
ing Bits (2 through 0) are for the chip revision (Rev. A = 000, Rev. B = 001, ...)
7.2
Mode Control 1 - Register 02h
7.2.1
DSD INPUT SOURCE SELECT (DSD_SRC)
BIT 7
Function:
When set to 0 (default) the dedicated DSD pins will be the active DSD inputs.
When set to 1 the source for DSD inputs will be as follows:
DSDA input on SDATA pin
DSDB input on LRCK pin
DSD_SCLK input on SCLK pin
The dedicated DSD pins must be tied low while not in use.
7.2.2
DIGITAL INTERFACE FORMAT (DIF2:0)
BITS 6-4
Function:
These bits select the interface format for the serial audio input. The Functional Mode bits determine
whether PCM or DSD mode is selected.
PCM Mode:
The required relationship between the Left/Right clock, serial clock and serial data is defined
by the Digital Interface Format and the options are detailed in Figures 3 through 5.
7
6
5
4
3
2
1
0
PART4
PART3
PART2
PART1
PART0
REV2
REV1
REV0
0
1
1
1
0
-
-
-
7
6
5
4
3
2
1
0
DSD_SRC
DIF2
DIF1
DIF0
DEM1
DEM0
FM1
FM0
0
0
0
1
0
0
0
0
Table 5. Digital Interface Formats - PCM Mode
DIF2
DIF1
DIF0
DESCRIPTION
FORMAT
FIGURE
0
0
0
Left Justified, up to 24-bit data
0
(Default)
3
0
0
1
I
2
S, up to 24-bit data
1
4
0
1
0
Right Justified, 16-bit data
2
5
0
1
1
Right Justified, 24-bit data
3
5
1
0
0
Right Justified, 20-bit data
4
5
1
0
1
Right Justified, 18-bit data
5
5
1
1
0
Reserved
1
1
1
Reserved
CS4398
DS568A1
27
DSD Mode:
The relationship between the oversampling ratio of the DSD audio data and the required
Master Clock to DSD data rate is defined by the Digital Interface Format pins.
7.2.3
DE-EMPHASIS CONTROL (DEM1:0)
BITS 3-2
.
Default = 0
00 - No De-emphasis
01 - 44.1 kHz De-emphasis
10 - 48 kHz De-emphasis
11 - 32 kHz De-emphasis
Function:
Selects the appropriate digital filter to maintain the stan-
dard 15
s/50 s digital de-emphasis filter response at
32, 44.1 or 48 kHz sample rates. (see Figure 17)
Note: De-emphasis is only available in Single Speed
Mode.
7.2.4
FUNCTIONAL MODE (FM1:0)
BITS 1-0
Default = 00
00 - Single-Speed Mode (30 to 50 kHz sample rates)
01 - Double-Speed Mode (50 to 100 kHz sample rates)
10 - Quad-Speed Mode (100 to 200 kHz sample rates)
11 - Direct Stream Digital Mode
Function:
Selects the required range of input sample rates or DSD Mode.
Table 6. Digital Interface Formats - DSD Mode
DIF2
DIF1
DIF0
DESCRIPTION
0
0
0
64x oversampled DSD data with a 4x MCLK to DSD data rate (Default)
0
0
1
64x oversampled DSD data with a 6x MCLK to DSD data rate
0
1
0
64x oversampled DSD data with a 8x MCLK to DSD data rate
0
1
1
64x oversampled DSD data with a 12x MCLK to DSD data rate
1
0
0
128x oversampled DSD data with a 2x MCLK to DSD data rate
1
0
1
128x oversampled DSD data with a 3x MCLK to DSD data rate
1
1
0
128x oversampled DSD data with a 4x MCLK to DSD data rate
1
1
1
128x oversampled DSD data with a 6x MCLK to DSD data rate
Figure 17. De-Emphasis Curve
Gain
dB
-10dB
0dB
Frequency
T2 = 15 s
T1=50 s
F1
F2
3.183 kHz
10.61 kHz
CS4398
28
DS568A1
7.3
Volume Mixing and Inversion Control - Register 03h
7.3.1
CHANNEL B VOLUME = CHANNEL A VOLUME (VOLB=A)
BIT 7
Function:
When set to 0 (default) the AOUTA and AOUTB volume levels are independently controlled by the A and
the B Channel Volume Control Bytes.
When set to 1 the volume on both AOUTA and AOUTB are determined by the A Channel Attenuation and
Volume Control Bytes, and the B Channel Bytes are ignored.
7.3.2
INVERT SIGNAL POLARITY (INVERT_A)
BIT 6
Function:
When set to 1, this bit inverts the signal polarity of channel A.
When set to 0 (default), this function is disabled.
7.3.3
INVERT SIGNAL POLARITY (INVERT_B)
BIT 5
Function:
When set to 1, this bit inverts the signal polarity of channel B.
When set to 0 (default), this function is disabled.
7.3.4
ATAPI CHANNEL MIXING AND MUTING (ATAPI4:0)
BITS 4-0
Default = 01001 - AOUTA=aL, AOUTB=bR (Stereo)
Function:
The CS4398 implements the channel mixing functions of the ATAPI CD-ROM specification. Refer to Ta-
ble 7 and Figure 18 for additional information.
Figure 18. ATAPI Block Diagram
7
6
5
4
3
2
1
0
VOLB=A
INVERT A
INVERT B
ATAPI4
ATAPI3
ATAPI2
ATAPI1
ATAPI0
0
0
0
0
1
0
0
1
A Channel
Volume
Control
AoutA
AoutB
Left Channel
Audio Data
Right Channel
Audio Data
B Channel
Volume
Control
MUTE
MUTE
CS4398
DS568A1
29
Table 7. ATAPI Decode
ATAPI4
ATAPI3
ATAPI2
ATAPI1
ATAPI0
AOUTA
AOUTB
0
0
0
0
0
MUTE
MUTE
0
0
0
0
1
MUTE
bR
0
0
0
1
0
MUTE
bL
0
0
0
1
1
MUTE
b[(L+R)/2]
0
0
1
0
0
aR
MUTE
0
0
1
0
1
aR
bR
0
0
1
1
0
aR
bL
0
0
1
1
1
aR
b[(L+R)/2]
0
1
0
0
0
aL
MUTE
0
1
0
0
1
aL
bR
0
1
0
1
0
aL
bL
0
1
0
1
1
aL
b[(L+R)/2]
0
1
1
0
0
a[(L+R)/2]
MUTE
0
1
1
0
1
a[(L+R)/2]
bR
0
1
1
1
0
a[(L+R)/2]
bL
0
1
1
1
1
a[(L+R)/2]
b[(L+R)/2]
1
0
0
0
0
MUTE
MUTE
1
0
0
0
1
MUTE
bR
1
0
0
1
0
MUTE
bL
1
0
0
1
1
MUTE
[(aL+bR)/2]
1
0
1
0
0
aR
MUTE
1
0
1
0
1
aR
bR
1
0
1
1
0
aR
bL
1
0
1
1
1
aR
[(bL+aR)/2]
1
1
0
0
0
aL
MUTE
1
1
0
0
1
aL
bR
1
1
0
1
0
aL
bL
1
1
0
1
1
aL
[(aL+bR)/2]
1
1
1
0
0
[(aL+bR)/2]
MUTE
1
1
1
0
1
[(aL+bR)/2]
bR
1
1
1
1
0
[(bL+aR)/2]
bL
1
1
1
1
1
[(aL+bR)/2]
[(aL+bR)/2]
CS4398
30
DS568A1
7.4
Mute Control - Register 04h
7.4.1
PCM AUTO-MUTE (PAMUTE)
BIT 7
Function:
When set to 1 (default) the Digital-to-Analog converter output will mute following the reception of 8192
consecutive audio samples of static 0 or -1. A single sample of non-static data will release the mute. De-
tection and muting is done independently for each channel. The quiescent voltage on the output will be
retained and the Mute Control pin will go active during the mute period.
When set to 0 this function is disabled.
7.4.2
DSD AUTO-MUTE (DAMUTE)
BIT 6
Function:
When set to 1 (default) the Digital-to-Analog converter output will mute following the reception of 256 re-
peated 8-bit DSD mute patterns (as defined in the SACD specification).
A single bit not fitting the repeated mute pattern (mentioned above) will release the mute. Detection and
muting is done independently for each channel. The quiescent voltage on the output will be retained and
the Mute Control pin will go active during the mute period.
When set to 0 this function is disabled.
7.4.3
AMUTEC = BMUTEC (MUTEC A=B)
BIT 5
Function:
When set to 0 (default) the AMUTEC and BMUTEC pins operate independently.
When set to 1, the individual controls for AMUTEC and BMUTEC are internally connected through an
AND gate prior to the output pins. Therefore, the external AMUTEC and BMUTEC pins will go active only
when the requirements for both AMUTEC and BMUTEC are valid.
7.4.4
A CHANNEL MUTE (MUTE_A)
BIT 4
B CHANNEL MUTE (MUTE_B)
BIT 3
Function:
When set to 1, the Digital-to-Analog converter output will mute. The quiescent voltage on the output will
be retained. The muting function is effected, similar to attenuation changes, by the Soft and Zero Cross
bits in the Volume and Mixing Control register. The corresponding MUTEC pin will go active following any
ramping due to the soft and zero cross function.
When set to 0 (default) this function is disabled.
7
6
5
4
3
2
1
0
PAMUTE
DAMUTE
MUTEC A=B
MUTE_A
MUTE_B
Reserved
MUTEP1
MUTEP0
1
1
0
0
0
0
0
0
CS4398
DS568A1
31
7.4.5
MUTE POLARITY AND DETECT (MUTEP1:0)
BITS 1-0
Default = 00
00 - Auto polarity detect, selected from AMUTEC pin
01 - Reserved
10 - Active low mute polarity
11 - Active high mute polarity
Function:
Auto mute polarity detect (00)
See section 4.3 on page 17 for description.
Active low mute polarity (10)
When RST is low the outputs are high impedance and will need to be biased active. Once reset has been
released and after this bit is set, the MUTEC output pins will be active low polarity.
Active high mute polarity (11)
At reset time the outputs are high impedance and will need to be biased active. Once reset has been
released and after this bit is set, the MUTEC output pins will be active high polarity.
7.5
Channel A Volume Control - Register 05h
7.6
Channel B Volume Control - Register 06h
7.6.1
DIGITAL VOLUME CONTROL (VOL7:0)
BITS 7-0
Default = 00h (0 dB)
Function:
The Digital Volume Control registers allow independent control of the signal levels in 1/2 dB increments
from 0 to -128 dB. Volume settings are decoded as shown in Table 8. The volume changes are imple-
mented as dictated by the Soft and Zero Cross bits in the Power and Muting Control register.
7.7
Ramp and Filter Control - Register 07h
7
6
5
4
3
2
1
0
VOL7
VOL6
VOL5
VOL4
VOL3
VOL2
VOL1
VOL0
0
0
0
0
0
0
0
0
Table 8. Example Digital Volume Settings
Binary Code
Decimal Value
Volume Setting
00000000
0
0 dB
00000001
1
-0.5 dB
00000110
6
-3.0 dB
11111111
255
-128 dB
7
6
5
4
3
2
1
0
SZC1
SZC0
RMP_UP
RMP_DN
Reserved
FILT_SEL
Reserved
DIR_DSD
1
0
1
1
0
0
0
0
CS4398
32
DS568A1
7.7.1
SOFT RAMP AND ZERO CROSS CONTROL (SZC1:0)
BITS 7-6
Default = 10
Function:
Immediate Change
When Immediate Change is selected all level changes will take effect immediately in one step.
Zero Cross
Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur
on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a time-
out period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample rate) if the signal
does not encounter a zero crossing. The zero cross function is independently monitored and implemented
for each channel.
Soft Ramp PCM
Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramp-
ing, in 1/8 dB steps, from the current level to the new level at a rate of 1dB per 8 left/right clock periods.
Soft Ramp DSD
Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramp-
ing, in 1/8 dB steps, from the current level to the new level at a rate of 1dB per 512 DSD_SCLK periods
(1024 periods if 128x DSD_SCLK is used).
Soft Ramp and Zero Cross
Soft Ramp and Zero Cross Enable dictate that signal level changes, either by attenuation changes or mut-
ing, will occur in 1/8 dB steps and be implemented on a signal zero crossing. The 1/8 dB level change will
occur after a time-out period between 512 and 1024 sample periods (10.7 ms to 21.3 ms at 48 kHz sample
rate) if the signal does not encounter a zero crossing. The zero cross function is independently monitored
and implemented for each channel.
SZC1
SZC0
PCM description
DSD description
0
0
Immediate Change
Immediate Change
0
1
Zero Cross
1
0
Soft Ramp
Soft Ramp
1
1
Soft Ramp on Zero Crossings
CS4398
DS568A1
33
7.7.2
SOFT VOLUME RAMP-UP AFTER ERROR (RMP_UP)
BIT 5
Function:
When set to 1 (default), an un-mute will be performed after executing a filter mode change, after a
LRCK/MCLK ratio change or error, and after changing the Functional Mode. This un-mute is effected, sim-
ilar to attenuation changes, by the Soft and Zero Cross bits in the Volume and Mixing Control register.
When set to 0, an immediate un-mute is performed in these instances.
Note: For best results, it is recommended that this feature be used in conjunction with the RMP_DN bit.
7.7.3
SOFT RAMP-DOWN BEFORE FILTER MODE CHANGE (RMP_DN)
BIT 4
Function:
When set to 1 (default), a mute will be performed prior to executing a filter mode change. This mute is
effected, similar to attenuation changes, by the Soft and Zero Cross bits in the Volume and Mixing Control
register.
When set to 0, an immediate mute is performed prior to executing a filter mode change.
Note: For best results, it is recommended that this feature be used in conjunction with the RMP_UP bit.
7.7.4
INTERPOLATION FILTER SELECT (FILT_SEL)
BIT 2
Function:
When set to 0 (default), the Interpolation Filter has a fast roll off.
When set to 1, the Interpolation Filter has a slow roll off.
The specifications for each filter can be found in the Analog characteristics table, and response plots can
be found in figures 20 to 43 found in the "Appendix" on page 38.
7.7.5
DIRECT DSD CONVERSION (DIR_DSD)
BIT 0
Function:
When set to 0 (default), DSD input data is sent to the DSD processor for filtering and volume control func-
tions.
When set to 1, DSD input data is sent directly to the switched capacitor DACs for a pure DSD conversion.
In this mode the full scale DSD and PCM levels will not be matched (see Section 2), the dynamic range
performance may be reduced, the volume control is inactive, and the 50kHz low pass filter is not available
(see section 2 for filter specifications).
CS4398
34
DS568A1
7.8
Misc. Control - Register 08h
7.8.1
POWER DOWN (PDN)
BIT 7
Function:
When set to 1 (default) the entire device will enter a low-power state and the contents of the control reg-
isters will be retained. The power-down bit defaults to `1' on power-up and must be disabled before normal
operation in Control Port mode can occur. This bit is ignored if CPEN is not set.
7.8.2
CONTROL PORT ENABLE (CPEN)
BIT 6
Function:
This bit is set to 0 by default, allowing the device to power-up in stand alone Mode. Control Port Mode can
be accessed by setting this bit to 1. This will allow operation of the device to be controlled by the registers
and the pin definitions will conform to Control Port Mode.
7.8.3
FREEZE CONTROLS (FREEZE)
BIT 5
Function:
When set to 1, this function allows modifications to be made to the registers without the changes taking
effect until FREEZE is set back to 0. To make multiple changes in the Control Port registers take effect
simultaneously, enable the FREEZE bit, make all register changes, then disable the FREEZE bit.
When set to 0 (default), register changes take effect immediately.
7.8.4
MASTER CLOCK DIVIDE BY 2 ENABLE (MCLKDIV2)
BIT 4
Function:
When set to 1, the MCLKDIV bit enables a circuit which divides the externally applied MCLK signal by 2
prior to all other internal circuitry.
When set to 0 (default), MCLK is unchanged.
7.8.5
MASTER CLOCK DIVIDE BY 3 ENABLE (MCLKDIV3)
BIT 3
Function:
When set to 1, the MCLKDIV bit enables a circuit which divides the externally applied MCLK signal by 3
prior to all other internal circuitry.
When set to 0 (default), MCLK is unchanged.
7
6
5
4
3
2
1
0
PDN
CPEN
FREEZE
MCLKDIV2
MCLKDIV3
Reserved
Reserved
Reserved
1
0
0
0
0
0
0
0
CS4398
DS568A1
35
7.9
Misc. Control - Register 09h
7.9.1
STATIC DSD DETECT (STATIC_DSD)
BIT 3
Function:
When set to 1 (default), the DSD processor checks for 28 consecutive zeroes or ones and, if detected,
sends a mute signal to the DACs. The MUTEC pins will eventually go active according to the DAMUTE
register.
When set to 0, this function is disabled.
7.9.2
INVALID DSD DETECT (INVALID_DSD)
BIT 2
Function:
When set to 1, the DSD processor checks for greater than 24 out of 28 bits of the same value and, if de-
tected, will attenuate the data sent to the DACs. The MUTEC pins go active according to the DAMUTE
register.
When set to 0 (default), this function is disabled.
7.9.3
DSD PHASE MODULATION MODE SELECT (DSD_PM_MODE)
BIT 1
Function:
When set to 0 (default), the 128Fs (BCKA) clock should be input to DSD_SCLK for phase modulation
mode. (See Figure 13 on page 21)
When set to 1, the 64Fs (BCKD) clock should be input to DSD_SCLK for phase modulation mode.
7.9.4
DSD PHASE MODULATION MODE ENABLE (DSD_PM_EN)
BIT 0
Function:
When set to 1, DSD phase modulation input mode is enabled and the DSD_PM_MODE bit should be set
accordingly.
When set to 0 (default), this function is disabled (DSD normal mode).
7
6
5
4
3
2
1
0
Reserved
Reserved
Reserved
Reserved
STATIC_DSD
INVALID_DSD
DSD_PM_MODE
DSD_PM_EN
0
0
0
0
1
0
0
0
CS4398
36
DS568A1
8. PARAMETER DEFINITIONS
Total Harmonic Distortion + Noise (THD+N)
The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified
bandwidth (typically 10Hz to 20kHz), including distortion components. Expressed in decibels.
Dynamic Range
The ratio of the full scale rms value of the signal to the rms sum of all other spectral components over the
specified bandwidth. Dynamic range is a signal-to-noise measurement over the specified bandwidth
made with a -60 dBFS signal. 60 dB is then added to the resulting measurement to refer the measurement
to full scale. This technique ensures that the distortion components are below the noise level and do not
effect the measurement. This measurement technique has been accepted by the Audio Engineering So-
ciety, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307.
Interchannel Isolation
A measure of crosstalk between the left and right channels. Measured for each channel at the converter's
output with all zeros to the input under test and a full-scale signal applied to the other channel. Units in
decibels.
Interchannel Gain Mismatch
The gain difference between left and right channels. Units in decibels.
Gain Error
The deviation from the nominal full scale analog output for a full scale digital input.
Gain Drift
The change in gain value with temperature. Units in ppm/C.
9. REFERENCES
1. CDB4398 Evaluation Board Datasheet
2. "Design Notes for a 2-Pole Filter with Differential Input". Cirrus Logic Application Note AN48
3. The I
2
C-Bus Specification: Version 2.0" Philips Semiconductors, December 1998.
http://www.semiconductors.philips.com "
CS4398
DS568A1
37
10.PACKAGE DIMENSIONS
10.1
28-TSSOP
Figure 19. 28L TSSOP (4.4 mm BODY) PACKAGE DRAWING
Notes: 1. "D" and "E1" are reference datums and do not included mold flash or protrusions, but do include mold
mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per
side.
2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be
0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not
reduce dimension "b" by more than 0.07 mm at least material condition.
3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.
THERMAL CHARACTERISTICS AND SPECIFICATIONS
Notes: 4.
JA
is specified according to JEDEC specifications for multi-layer PCBs.
INCHES
MILLIMETERS
NOTE
DIM
MIN
NOM
MAX
MIN
NOM
MAX
A
--
--
0.47
--
--
1.20
A1
0.002
0.004
0.006
0.05
0.10
0.15
A2
0.03150
0.035
0.04
0.80
0.90
1.00
b
0.00748
0.0096
0.012
0.19
0.245
0.30
2,3
D
0.378 BSC
0.382 BSC
0.386 BSC
9.60 BSC
9.70 BSC
9.80 BSC
1
E
0.248
0.2519
0.256
6.30
6.40
6.50
E1
0.169
0.1732
0.177
4.30
4.40
4.50
1
e
--
0.026 BSC
--
--
0.65 BSC
--
L
0.020
0.024
0.029
0.50
0.60
0.75
0
4
8
0
4
8
JEDEC #: MO-153
Controlling Dimension is Millimeters.
Parameters
Symbol
Min
Typ
Max
Units
Package Thermal Resistance (Note 4)
28-TSSOP
JA
JC
-
-
37
13
-
-
C/Watt
C/Watt
E
N
1 2 3
e
b
2
A1
A2
A
D
SEATING
PLANE
E1
1
L
SIDE VIEW
END VIEW
TOP VIEW
CS4398
38
DS568A1
11.
APPENDIX
0.4
0.5
0.6
0.7
0.8
0.9
1
-120
-100
-80
-60
-40
-20
0
Frequency(normalized to Fs)
Amplitude (dB)
0.4
0.42
0.44
0.46
0.48
0.5
0.52
0.54
0.56
0.58
0.6
-120
-100
-80
-60
-40
-20
0
Frequency(normalized to Fs)
Amplitude (dB)
Figure 20. Single Speed (fast) Stopband Rejection
Figure 21. Single Speed (fast) Transition Band
0.45
0.46
0.47
0.48
0.49
0.5
0.51
0.52
0.53
0.54
0.55
-10
-9
-8
-7
-6
-5
-4
-3
-2
-1
0
Frequency(normalized to Fs)
Amplitude (dB)
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
0.45
0.5
-0.02
-0.015
-0.01
-0.005
0
0.005
0.01
0.015
0.02
Frequency(normalized to Fs)
Amplitude (dB)
Figure 22. Single Speed (fast) Transition Band (detail)
Figure 23. Single Speed (fast) Passband Ripple
0.4
0.5
0.6
0.7
0.8
0.9
1
-120
-100
-80
-60
-40
-20
0
Frequency(normalized to Fs)
Amplitude (dB)
0.4
0.42
0.44
0.46
0.48
0.5
0.52
0.54
0.56
0.58
0.6
-120
-100
-80
-60
-40
-20
0
Frequency(normalized to Fs)
Amplitude (dB)
Figure 24. Single Speed (slow) Stopband Rejection
Figure 25. Single Speed (slow) Transition Band
CS4398
DS568A1
39
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
0.45
0.5
-0.02
-0.015
-0.01
-0.005
0
0.005
0.01
0.015
0.02
Frequency(normalized to Fs)
Amplitude (dB)
0.45
0.46
0.47
0.48
0.49
0.5
0.51
0.52
0.53
0.54
0.55
-10
-9
-8
-7
-6
-5
-4
-3
-2
-1
0
Frequency(normalized to Fs)
Amplitude (dB)
Figure 26. Single Speed (slow) Transition Band (detail)
Figure 27. Single Speed (slow) Passband Ripple
0.4
0.5
0.6
0.7
0.8
0.9
1
120
100
80
60
40
20
0
Frequency(normalized to Fs)
Amplitude (dB)
0.4
0.42
0.44
0.46
0.48
0.5
0.52
0.54
0.56
0.58
0.6
120
100
80
60
40
20
0
Frequency(normalized to Fs)
Amplitude (dB)
Figure 28. Double Speed (fast) Stopband Rejection
Figure 29. Double Speed (fast) Transition Band
0.45
0.46
0.47
0.48
0.49
0.5
0.51
0.52
0.53
0.54
0.55
10
9
8
7
6
5
4
3
2
1
0
Frequency(normalized to Fs)
Amplitude (dB)
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
0.45
0.5
0.02
0.015
0.01
0.005
0
0.005
0.01
0.015
0.02
Frequency(normalized to Fs)
Amplitude (dB)
Figure 30. D
ouble Speed (fast) Transition Band (detail)
Figure 31. Double Speed (fast) Passband Ripple
CS4398
40
DS568A1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
120
100
80
60
40
20
0
Frequency(normalized to Fs)
Amplitude (dB)
0.2
0.3
0.4
0.5
0.6
0.7
0.8
120
100
80
60
40
20
0
Frequency(normalized to Fs)
Amplitude (dB)
Figure 32. Double
Speed (slow) Stopband Rejection
Figure 33. Double Speed (slow) Transition Band
0.45
0.46
0.47
0.48
0.49
0.5
0.51
0.52
0.53
0.54
0.55
10
9
8
7
6
5
4
3
2
1
0
Frequency(normalized to Fs)
Amplitude (dB)
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.02
0.015
0.01
0.005
0
0.005
0.01
0.015
0.02
Frequency(normalized to Fs)
Amplitude (dB)
Figure 34. Double Speed (slow) Transition Band (detail)
Figure 35. Double Speed (slow) Passband Ripple
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
120
100
80
60
40
20
0
Frequency(normalized to Fs)
Amplitude (dB)
0.2
0.3
0.4
0.5
0.6
0.7
0.8
120
100
80
60
40
20
0
Frequency(normalized to Fs)
Amplitude (dB)
Figure 36. Quad Speed (fast) Stopband Rejection
Figure 37. Quad Speed (fast) Transition Band
CS4398
DS568A1
41
0.45
0.46
0.47
0.48
0.49
0.5
0.51
0.52
0.53
0.54
0.55
10
9
8
7
6
5
4
3
2
1
0
Frequency(normalized to Fs)
Amplitude (dB)
0
0.05
0.1
0.15
0.2
0.25
0.2
0.15
0.1
0.05
0
0.05
0.1
0.15
0.2
Frequency(normalized to Fs)
Amplitude (dB)
Figure 38. Quad Speed (fast) Transition Band (detail)
Figure 39. Quad Speed (fast) Passband Ripple
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
120
100
80
60
40
20
0
Frequency(normalized to Fs)
Amplitude (dB)
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
120
100
80
60
40
20
0
Frequency(normalized to Fs)
Amplitude (dB)
Figure 40. Quad Speed (slow) Stopband Rejection
Figure 41. Quad Speed (slow) Transition Band
0.45
0.46
0.47
0.48
0.49
0.5
0.51
0.52
0.53
0.54
0.55
10
9
8
7
6
5
4
3
2
1
0
Frequency(normalized to Fs)
Amplitude (dB)
0
0.02
0.04
0.06
0.08
0.1
0.12
0.02
0.015
0.01
0.005
0
0.005
0.01
0.015
0.02
Frequency(normalized to Fs)
Amplitude (dB)
Figure 42. Quad Speed (slow) Transition Band (detail)
Figure 43. Quad Speed (slow) Passband Ripple
PDF 
ZIP