EM6604
03.02 REV. D/440
Copyright
2002, EM Microelectronic-Marin SA
1
www.emmicroelectronic.com
Ultra Low Power Multi I/O Microcontroller
Features
Low Power - typical 1.7A active mode
- typical 0.3A standby mode
@ 1.5V, 32kHz, 25C
Low Voltage - 1.2 to 1.7V
buzzer - 2kHz
ROM - 153616bit (Mask Programmed)
RAM
-
72
4bit (User Read/Write)
2 clocks per instruction cycle
RISC
architecture
3 software configurable 4-bit ports
1 input port
1 high current output port
1 Input or Output port - bitwise
Up to 8 outputs
(2 ports)
Voltage level detection (1.25V)
Timer
watchdog
8 bit timer
Power On Reset - POR
Internal interrupt sources (timer,prescaler)
External interrupt sources (portA)
Description
The EM6604 series is an advanced single chip,
mask programmed low-power low-voltage
CMOS 4-bit microcontroller. It contains ROM,
RAM, timer, prescaler, watchdog timer, voltage
level detector and stepper motor driver
capability. Its low voltage and low power
operation make it the most suitable controller
for battery, stand alone and mobile equipment.
The EM66XX series is manufactured using
EM Microelectronic's Advanced Low Power
(ALP) CMOS Process.
Typical Applications
sensor
interfaces
domestic
appliances
security
systems
detectors
automotive
control
clocks
measurement
equipment
Figure 1 Architecture
Figure 2 Pin Configuration
EM MICROELECTRONIC
- MARIN SA
EM6604
03.02 REV. D/440
Copyright
2002, EM Microelectronic-Marin SA
2
www.emmicroelectronic.com
EM6604 at a glance
Power Supply
- Low Voltage, low power architecture
- Switch between Vdd (output buffers
supply) and VddCA (logic supply)
- 1.2V ... 1.7V battery voltage
- 1.7
A in active mode typ.
@ 1.5V, 25C
- 0.3
A in standby mode
@ 1.5V, 25C
- 32 kHz Oscillator
RAM
- 72 x 4 bit, direct addressable
ROM
- 1536 x 16 bit metal mask programmable
CPU
- 4 bit RISC architecture
- 2 clock cycles per instruction
- 72 basic instructions
Main Operating Modes and Resets
- Active mode
(CPU is running)
- Standby mode
(CPU in Halt)
- Initial reset on Power-On (POR)
- External reset pin
- Watchdog timer (time-out) reset
4-Bit Input PortA
- Direct input read
- Interrupt request on input's rising or
falling edge, selectable by metal mask.
- Pull-up, Pull-down or none, selectable by
metal mask
- Software test variables for conditional
jumps
4-Bit Output
PortB
- High-current output buffers
- min. 4.5mA at 0.15V voltage drop at
Vdd=1.2V
- differential motor driving capability (a
motor with 180
= between two pads of
PortB is driven with at least 4.75mA
4-Bit Input/Output PortC
- separate input or output selection by
metal mask
- direct input read
- Pull-up, Pull-down or none, selectable by
metal mask if used as Input
Buzzer Output
- separate buzzer output
- 2kHz output or continuous High or Low
Prescaler
- 15 stage system clock divider down to
1 Hz
- 3 interrupt requests : 2Hz/8Hz/128Hz
- Prescaler reset (from 8kHz to 1Hz)
8-bit Timer
- 8-bit auto-reload count-up timer
- 4 timer clocks : 2Hz/8Hz/32Hz/256Hz
- parallel load
- interrupt request when comes to FF hex.
Supply Voltage Level Detector
- Fixed level - 1.25V typical
- Busy flag during measure
- Active only on request to reduce power
consumption
Interrupt Controller
- 4 external interrupt sources from PortA
- 2 internal interrupt sources, prescaler and
timer
- each interrupt request is individually
maskable
- interrupt request flag is cleared
automatically on register read
- general interrupt request to CPU can be
disabled
EM6604
03.02 REV. D/440
Copyright
2002, EM Microelectronic-Marin SA
3
www.emmicroelectronic.com
Table of Contents
1.
Operating modes ___________________5
1.1
STANDBY M
ODE
_______________________5
2. Power Supply _______________________5
3. Reset ______________________________6
3.1 P
OWER
-O
N
-R
ESET
(POR)
CIRCUIT
_______________6
3.2 R
ESET
P
IN
_________________________________6
3.3 W
ATCHDOG
T
IMER
RESET _____________________6
3.4 CPU S
TATE
A
FTER
RESET ____________________6
4. Oscillator ___________________________7
A
BUILT
-
IN CRYSTAL OSCILLATOR CIRCUIT GENERATES THE
SYSTEM OPERATING CLOCK FOR THE
CPU
AND PERIPHERAL
CIRCUITS FROM AN EXTERNALLY CONNECTED CRYSTAL
(
TYP
.
32.768
K
H
Z
). __________________________________7
4.1 P
RESCALER
________________________________7
5. Watchdog Timer _____________________8
6. Input / Output Ports ___________________8
6.1 P
ORT
A ___________________________________8
6.2 P
ORT
A R
EGISTERS
___________________________9
6.3 P
ORT
B __________________________________10
6.4 P
ORT
B
REGISTERS
__________________________10
6.5 P
ORT
C __________________________________10
6.6 P
ORT
C
REGISTER
___________________________11
7. Buzzer output ______________________11
7.1 B
UZZER
R
EGISTER
__________________________12
8. Timer _____________________________12
8.1 T
IMER REGISTERS
___________________________13
9. Interrupt controller __________________13
9.1 I
NTERNAL INTERRUPT SOURCES
_________________14
9.2 E
XTERNAL INTERRUPT SOURCES
:
SEE
P
ORT
A
DESCRIPTION
_________________________________14
10. Supply Voltage Level Detector ________14
11. STroBe/RESet ____________________15
12. Test at EM - Active Supply Current test _15
13. EM6604 Metal Mask Options _______16
PA0 input _______________________16
PA0 - IRQ _______________________16
WD timer________________________16
Buzzer __________________________16
15. Electrical specifications______________19
15.1 A
BSOLUTE MAXIMUM RATINGS
__________________19
15.2: S
TANDARD
O
PERATING
C
ONDITIONS
____________19
15.3 H
ANDLING
P
ROCEDURES
_____________________19
15.4: DC
CHARACTERISTICS
- P
OWER
S
UPPLY
P
INS
_____19
15.5: DC
CHARACTERISTICS
- I
NPUT
/O
UTPUT
P
INS
______20
15.6 O
SCILLATOR
______________________________21
16. Pad Location Diagram_______________22
17. Package and Ordering Information _____22
Dimensions of PDIP24 Package __________22
17.1 O
RDERING
I
NFORMATION
_____________________24
17.2 P
ACKAGE
M
ARKING
_________________________24
17.3 C
USTOMER
M
ARKING
_______________________24
Table of Figures
1.
EM6604 Architecture ---------------------
1
2.
Pin Configuration ---------------------------
1
3.
Typical Configuration ----------------------
4
4.
EM6604 Mode Transition Diagram -----
5
5.
Reset Sources and Generation ---------
5
6.
Port A -----------------------------------------
8
7.
Port B -----------------------------------------
10
8.
Example of using PortB for Motor driving
10
9.
PortC -------------------------------------------
10
10.
Timer -------------------------------------------
12
11.
Interrupt Sources and Generation ------
13
Table of Tables
1.
Pin Description ------------------------------
4
1.1
StandBy Activities --------------------------
5
3.2
Initial Value After Reset -------------------
6
4.1
Prescaler Interrupt Source ---------- -----
7
4.2
Prescaler control Register ------- ---------
7
5.1
Watchdog Register --------------------------
7
6.1
Input/Output Ports Overview -------------
8
6.2
PortA Input Status Register ---------------
9
6.3
PortA Interrupt Request Register --------
9
6.4
PortA Interrupt Mask Register -----------
9
6.5
PortB Output Register ----------------------
9
6.6
PortC Input/Output Register --------------
10
7.1
Buzzer frequency selection ----------------
11
7.2
Buzzer Control Register -------------------
11
8.1
Timer Clock Selection ----------------------
12
8.2
Timer Control Register --------------------
12
8.3
LOW Timer Load/Status Register ------
12
8.4
HIGH Timer Load/Status Register ------
13
9.1
Interrupt Control Register ------------------
14
10.1
SVLD Control Register --------------------
14
13.1
Input/Output ports option ------------------
15
13.2
PortA interrupt edge option ------------------- 15
13.3
Watchdog timer metal option --------------
15
EM6604
03.02 REV. D/440
Copyright
2002, EM Microelectronic-Marin SA
4
www.emmicroelectronic.com
Table 1. Pin Description
Pin
Pin Name
Function
Remarks
1
reset
reset input terminal
2
Qout/ocs1
crystal terminal 1
3
Qin/osc2
crystal terminal 2 (input)
4
VddCA
Switched logic supply
5
port A, 0
input 0 port A
interrupt request; tvar 1
6
port A, 1
input 1 port A
interrupt request; tvar 2
7
port A, 2
input 2 port A
interrupt request; tvar 3
8
port A, 3
input 3 port A
interrupt request
9
STB/RST
strobe/reset status output
C reset state + port B & C write
10
Vss
negative power supply terminal
common with pin 24 (note1)
11
port B, 0
output 0 port B
High current output
12
port B, 1
output 1 port B
High current output
13
port B, 2
output 2 port B
High current output
14
port B, 3
output 3 port B
High current output
15,16
N C
not connected
17
Vdd
positive power supply terminal
18
port C, 0
input / output 0 port C
19
port C, 1
input / output 1 port C
20
port C, 2
input / output 2 port C
21
port C, 3
input / output 3 port C
22
Buzzer
buzzer output
23
test
test input terminal
for EM test purpose only
24
Vss
negative power supply terminal
common with pin 10 (note1)
Note1: It is recommended that both Vss pins (10 and 24) are connected together.
Figure 3 Typical configuration
EM6604
03.02 REV. D/440
Copyright
2002, EM Microelectronic-Marin SA
5
www.emmicroelectronic.com
1.
Operating modes
The EM6604 has a low power dissipation StandBy
mode.
1.1
STANDBY Mode
Executing a HALT instruction puts the EM6604
into the StandBy mode. The voltage regulator,
oscillator, Watchdog timer, interrupts and timer
are operating. However, the CPU stops since the
clock related to instruction execution stops,
registers, RAM, and I/O pins retain their states
prior to StandBy mode. StandBy is canceled by a
RESET or an Interrupt request, if enabled
.
Table 1.1 shows the state of the EM6604
functions mode.
2. Power Supply
Circuit is supplied by single external power
supply between VDD and VSS. Circuit
reference is at VSS (ground). To overcome
problems with high power output buffers when
they are active, internal logic VDDCA can be
switched-off from main VDD (SW bit set to "1"
in SwCtr register) and is maintained by an
external capacitor. High power outputs are
supplied directly from main VDD.
Figure 4 Mode transition diagram
Table 1.1 STANDBY activities
FUNCTION
STANDBY
Oscillator
Active
Instruction Execution
Stopped
Registers and Flags
Retained
Interrupt Functions
Active
RAM
Retained
Timer
Active
Watchdog
Active
I/O pins
Active
Supply VLD
Stopped
Reset pin
Active
PDF 
ZIP