CM8563
1.5A L
INEAR
B
US
T
ERMINATION
R
EGULATOR
ABSOLUTE MAXIMUM RATINGS
Absolute maximum ratings are those values beyond which the
device could be permanently damaged.
VIN, VCCA, VDDQ to GND ................................... 0.3V to 6V
Lead Temperature (Soldering, 5 sec).................... 260C
Storage Temperature .................................. -65C to 150C
Thermal Resistance(
JC
)..... ........... .14C/W (PSOP-8)
Thermal Resistance(
JC
)..... ......... 15.7C/W (SOP-8)
OPERATING RANGE
(Note 1)
Junction Temperature Range (Note 2) .................... 0C to 125C
VCCA to GND ...................................................... 2.2V to 5.5V
VIN to GND ...................................................... 2.2V to VCCA
ELECTRICAL CHARACTERISTICS
(Unless otherwise stated, these specifications apply T
A
=25
C
;
VCCA=VIN=+2.5V and VDDQ=+2.5V (Note 3))
maximum ratings are stress ratings only and functional device operation is not
implied.
CM8563
Symbol Parameter Test
Conditions
Min. Typ. Max.
Unit
V
REF
VREF Voltage
I
REFOUT
=0mA 1.21
1.235
1.26
V
V
OS
VOUT Output Voltage Offset
I
OUT
=0A
(Note 4)
-15
-20
0
15
20
mV
I
OUT
: 0A -> 1.5A
0.5
%
V
LOAD
Load Regulation
(Note 5)
I
OUT
: 0A -> -1.5A
-0.5
%
Z
VREF
VREF Output Impedance
I
REF
= -5uA to +5uA
5
k
Z
VDDQ
VDDQ Output Impedance
540
k
I
CCQ
Quiescent Current
I
OUT
=0A
(Note 6)
250
400
A
Power Good (Note 7)
Note 1:
Operating range indicates conditions for which the device is intended to be functional, but does not guarantee specific
performance limits. For guaranteed specification and test conditions see Electrical Characteristics.
Note 2:
At elevated temperatures, devices must be derated based on the thermal resistance. The SO-8 package must be derated
at
JA
= 151/W junction to ambient with no heat sink.
Note 3:
Limits are 100% production tested at 25. Limits over the operating temperature range are guaranteed through
correlation using Statistical Quality Control methods.
Note 4:
VOS = VREF VOUT
Note 5:
Load regulation is tested by using a 10ms current pulse and measuring VOUT.
Note 6:
Quiescent current defined as the current flow into VCCA.
Note 7:
PG function but LP2995 does not have it. PG will be high as VTT is larger than 90% VREF, and PG will change to low
as VTT is lower than 85% VREF. PG also will be low as VTT is greater than 115% VREF, and PG will change to high as
VTT is lower than 110% VREF. It has both directions PG function.
2003/03/28 Champion Microelectronic Corporation
Page 4
CM8563
1.5A L
INEAR
B
US
T
ERMINATION
R
EGULATOR
FUNCTIONAL DESCRIPTION
The CM8563 is a linear bus termination regulator designed to
meet the JEDEC requirements of SSTL-2 and SSTL-3. The
CM8563 is capable of sinking and sourcing current at the
output VOUT, regulating the voltage to equal VDDQ/2. A
buffered reference voltage that also tracks VDDQ/2 is
generated on the VREF pin for providing a global reference to
the DDR-SDRAM and Northbridge Chipset. VOUT is designed
to track the VREF voltage with a tight tolerance over the entire
current range while preventing shoot through on the output
stage.
The CM8563 integrates power MOSFETs that are capable of
source and sink 1.5A of current while maintaining excellent
voltage regulation. The output voltage can be regulated within
3% or less by using the external feedback. Separate voltage
supply inputs have been added to fit applications with various
power supplies for the databus and power buses.
Pin Description
VCCA & VIN
VCCA and VIN are the input supply pins for the CM8563.
VCCA is used to supply all the internal control circuitry for the
two op-amps and the output stage of VREF. VIN is used
exclusively to provide the rail voltage for the output stage on
the power operational amplifier used to the 2.5V rail for
optimal performance. This eliminates the need for bypassing
the two supply pins separately.
VDDQ
VDDQ is the input that is used to create the internal reference
voltage for regulating VOUT and VREF. This voltage is
generated by two internal 270k resistors. This guarantees
that VOUT and VREF will track VDDQ/2 precisely.
VFB
The purpose of the VFB pin is to provide improved remote load
regulation. In most motherboard applications the termination
resistors will connect to VOUT in a long plane. If the output
voltage was regulated only at the output of the CM8563, then
the long trace will cause a significant IR drop, resulting in a
termination voltage lower at one end of the bus than the other.
The VFB pin can be used to improve this performance, by
connecting it to the middle of the bus. This will provide a better
distribution across the entire termination bus.
VREF
VREF provides the buffered output of the internal reference
voltage VDDQ/2. This output should be used to provide the
reference voltage of Northbridge chipset and memory.
VOUT
VOUT is the regulated output that is used to terminate the bus
resistors. It is capable of sinking and sourcing current while
regulating the output precisely to VDDQ/2. The CM8563 is
designed to handle peak transient currents of up to +/- 3A with a
fast transient response. The maximum continuous current is a
function of VIN. If a transient is expected to last above the
maximum continuous current rating for a significant amount of
time then the output capacitor should be sized large enough to
prevent an excessive voltage drop.
2003/03/28 Champion Microelectronic Corporation
Page 5
PDF 
ZIP
