ChipFind - документация

Электронный компонент: SED1278D0A

Скачать:  PDF   ZIP

Document Outline

287
SED1278
CMOS DOT MATRIX LCD CONTROLLER DRIVER
s
DESCRIPTION
The SED1278 is a character LCD controller-driver, capable of driving displays as large as 2 lines of 8
characters (5
8 pixels), with minimum external components.
The SED1278 has an internal CGROM consisting of 240 characters (5
7) plus the underline cursor, JIS,
ASCII, and eight user-programmable characters in RAM.
The SED1278 has 40 segment output and 16 common output built-in. Thus, one chip is capable of displaying
up to 16 characters. The SED1278 can display one line of 48 characters using an SED1681F (80-bit output)
as an expansion segment driver.
The SED1278 is fabricated using a silicon gate CMOS technology process and features very low power
dissipation. This makes the device suitable for handheld and portable applications.
s
FEATURES
Low-power CMOS technology
40 segment output
16 common output
Duty: 1/8 or 1/16 (set by command)
4/8-bit CPU data interface, TTL compatible
Two frame AC drive wave form
CGROM: .................................... 240 characters
CGRAM: ........................................ 8 characters
Display data RAM: ... 80
8 bits (80 characters)
Recommended expansion segment driver:
SED1181F
LA
(64 output)
SED1681F (80 output)
Built-in power on power-on reset
Built-in RC oscillator
Built-in LCD driver voltage-divider network
TTL compatible CPU interface
Supply voltage ................... Logic: 4.5V to 5.5V
LCD: 3.5V to 5.5V
Package:
QFP5-80 pins (F
0A
, F
0B
, F
0C
, F
0D
, F
0G
, F
0H
)
Al pad (D
0A
, D
0B
, D
0C
, D
0D
, D
0G
, D
0H
)
s
SYSTEM BLOCK DIAGRAM
64 SEG
SED1278
20 CHAR
2 LINES
SED1181
CPU
DATA
CONTROL
XSCL, LP
D0
40 SEG
16 COM
288
SED1278
s
BLOCK DIAGRAM
Instruction Decoder
Instruction Register
Data Register
M P X
Character
Generator
RAM
(CG-RAM)
64 Bytes
Character
Generator
RAM
(CG-RAM)
5 x 10 x 240 Bits
M P X
Parallel/Serial
Data Converter
Shift Register
40 Bits
Latch Circuit
40 Bits
Segment Driving
Output Circuit
Common Driving
Output Circuit
Shift Register 16 Bits
Timing Generator
Oscillation
Circuit
Refresh Address Counter
Address
Counter ACC
Cursor/
Brink Control
I/O Buffer
I/O Control
DB0
DB7
E
R/W
RS
V
DD
V
SS
V1
V2
V3
V4
V5
Display Data RAM
DD RAM
80 Bytes
M P X
OSC1 OSC2
XSCL
LP
FR
COM1
COM16
SEG1
SEG40
D0
7
8
8
8
8
5
5
5
7
s
PIN CONFIGURATION
Index
5
1
10
15
20
25
30
35
45
50
55
60
65
70
75
80
SED1278F
SEG38
SEG37
SEG36
SEG35
SEG34
SEG33
SEG32
SEG31
SEG30
SEG29
SEG28
SEG27
SEG26
SEG25
SEG24
SEG23
DB1
DB0
E
R/W
RS
DP
FR
V
DD
XSCL
LP
V5
V4
V3
V2
V1
OSC2
SEG39
SEG40
COM16
COM15
COM14
COM13
COM12
COM11
COM10
COM9
COM8
COM7
COM6
COM5
COM4
COM3
COM2
COM1
DB7
DB6
DB5
DB4
DB3
DB2
SEG22
SEG21
SEG20
SEG19
SEG18
SEG17
SEG16
SEG15
SEG14
SEG13
SEG12
SEG11
SEG10
SEG9
SEG8
SEG7
SEG6
SEG5
SEG4
SEG3
SEG2
SEG1
V
SS
OSC1
40
289
s
PIN DESCRIPTION
RS
R/W
E
Operation
0
0
Instruction write cycle
0
1
1
Busy flag read cycle
Address counter read cycle
1
0
DD RAM or CG RAM data write cycle
1
1
1
DD RAM or CG RAM data read cycle
Symbol
No. of signals
Functions
RS
1
Register select signal
R/W
1
Read/write select signal
*1
E
1
Read/write execute signal
DB0 to DB7
8
Data bus
LP
1
Data latching pulse
XSCL
1
Data transfer clock
FR
1
LCD AC driving signal
DO
1
Serial data
COM1 to COM16
16
Common outputs
COM9 to COM16 : non-select for 1/8 duty
COM12 to COM16: non-select for 1/11 duty
SEG1 to SEG40
40
Segment outputs
V1 to V5
5
LCD driving power (V5
V
SS
)
V
DD
1
+5V
V
SS
1
0V (GND)
OSC1
2
Used to connect resistor (typ. 91K
) for oscillation;
OSC2
OSC1 is for external clock input.
*1
SED1278
Parameter
Symbol
Rating
Unit
Supply voltage (1)
V
DD
0.3 to 7.0
V
Supply voltage (2)
V1 to V5
0.3 to V
DD
+0.3
V
Input voltage
V
I
0.3 to V
DD
+0.3
V
Output voltage
V
O
0.3 to V
DD
+0.3
V
Power dissipation
P
D
300
mW
Operating temperature
T
opr
20 to 75
C
Storage temperature
T
stg
65 to 150
C
Soldering temperature and time
T
sol
260
C10s (at lead)
--
(V
SS
= 0V, T
a
= 25
C)
Note: The following condition must always hold true: V
DD
V1
V2
V3
V4
V5
s
ELECTRICAL CHARACTERISTICS
Absolute Maximum Ratings
290
Parameter
Symbol
Condition
Applicable Pin
Min
Typ
Max
Unit
"H" level input voltage (1)
V
IH1
DB0~DB7
2.0
--
V
DD
V
"L" level input voltage (1)
V
IL1
RS, R/W, E
V
SS
--
0.8
V
"H" level input voltage (2)
V
IH2
OSC1
V
DD
1.0
--
V
DD
V
"L" level input voltage (2)
V
IL2
V
SS
--
1.0
V
"H" level output voltage (1)
V
OH1
I
OH
=0.205mA
DB0~DB7
2.4
--
--
V
"L" level output voltage (1)
V
OL1
I
OL
=1.6mA
--
--
0.4
V
"H" level output voltage (2)
V
OH2
I
OH
=0.04mA
0.9V
DD
--
--
V
"L" level output voltage (2)
V
OL2
I
OL
=0.04mA
--
--
0.1V
DD
V
Driver-on resistor (COM)
R
COM
|V
COM
V
n
|=0.5V
COM1~16
--
2
10
k
Driver-on resistor (SEG)
R
SEG
|V
SEG
V
n
|=0.5V
SEG1~40
--
2.5
10
k
I/O leakage current
I
IL
V
I
=0 to V
DD
--
--
1
A
Pull-up MOS current
I
P
V
DD
=5V
50
125
250
A
Supply current
I
op
V
DD
--
0.5
0.8
mA
External clock operation
External clock operating frequency
f
EXTCL
125
250
350
kHz
External clock duty
Duty
45
50
55
%
External clock rise time
tr
EXTCL
--
--
0.2
s
External clock fall time
tf
EXTCL
--
--
0.2
s
Internal clock operation (Rf oscillation)
Oscillation frequency
f
OSC
R
f
=91k
2%
190
270
350
kHz
Internal clock operation (Ceramic filter oscillation)
Oscillation frequency
f
OSC
Ceramic filter
245
250
255
kHz
LCD driving voltage
V
LCD
V
DD
V5
3.0
--
V
DD
V
DC Characteristics
Rf oscillation, from external clock
V
DD
=5V, f
OSC
=f
CP
=270kHz
XSCL
LP
D0
(V
DD
= 5.0V
10%, V
SS
= 0V, T
a
= 20 to 75
C)
AC Characteristics
Read cycle
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
Enable cycle time
t
cycE
500
--
--
ns
Enable "H" level pulse width
t
WEH
220
--
--
ns
Enable rise/fall time
t
rE
, t
fE
--
--
25
ns
RS, R/W setup time
t
AS
40
--
--
ns
RS, R/W address hold time
t
AH
10
--
--
ns
Read data output delay
t
RD
C
L
=100pF
--
--
120
ns
Read data hold time
t
DHR
20
--
--
ns
(V
DD
= 5.0V
10%, V
SS
= 0V, T
a
= 20 to 75
C)
SED1278
291
Write cycle
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
Enable cycle time
t
cycE
500
--
--
ns
Enable "H" level pulse width
t
WEH
220
--
--
ns
Enable rise/fall time
t
rE
, t
fE
--
--
25
ns
RS, R/W setup time
t
AS
40
--
--
ns
RS, R/W address hold time
t
AH
10
--
--
ns
Data setup time
t
DS
60
--
--
ns
Write data hold time
t
DH
10
--
--
ns
(V
DD
= 5.0V
10%, V
SS
= 0V, T
a
= 20 to 75
C)
Timing Chart
Read cycle
RS
R/W
E
DB0 to DB7
t
AS
t
AH
t
AH
t
WEH
t
fE
t
RD
t
DHR
V
IH1
V
IL1
V
IH1
V
IL1
V
IH1
V
IH1
V
IH1
V
IL1
V
IL1
t
rE
V
OH1
V
OL1
V
OH1
V
OL1
Significant
Data
t
cycE
V
IL1
V
IH1
Write cycle
RS
R/W
E
DB0 to DB7
t
AS
t
AH
t
AH
t
WEH
t
fE
t
DS
t
DH
V
IH1
V
IL1
V
IH1
V
IL1
V
IH1
V
IH1
V
IL1
V
IL1
t
rE
V
IH1
V
IL1
Significant
Data
t
cycE
V
IL1
V
IL1
V
IL1
V
IH1
V
IL1
SED1278
292
s
DISPLAY COMMAND
Parameter
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Note
CLEAR DISPLAY
0
0
0
0
0
0
0
0
0
1
CURSOR HOME
0
0
0
0
0
0
0
0
1
*
DB1=1 : Increment, DB1=0 : Decrement
ENTRY MODE SET
0
0
0
0
0
0
0
1
I/D
S
DB0=1 : The display is shifted.
DB0=0 : The display is not shifted.
DB2=1 : Display on
DB2=0 : Display off
DISPLAY ON/OFF
0
0
0
0
0
0
1
D
C
B
DB1=1 : Cursor on
DB1=0 : Cursor off
DB0=1 : Brinking on
DB0=0 : Brinking off
CURSOR/DISPLAY SHIFT
0
0
0
0
0
1
S/C R/L
*
*
DB3=1 : Shifts display one character
DB2=1 : Right shift, DB2=0 : Left shift
DB4=1 : 8 bits, DB4=0 : 4 bits
DB3=1 : 2 lines display (1/16 duty),
SYSTEM SET
0
0
0
0
1
DL
N
F
*
*
DB3=0 : 1 line display
DB2=1 : 5x10 dots, 1/11 duty
DB2=0 : 5x7dots, 1/8 duty
SET CGRAM ADDRESS 0
0
0
1
A
CG
The address length that can be set is 64 addresses.
SET DDRAM ADDRESS
0
0
1
A
DD
The address length that can be set is 80 addresses.
READ BUSY FLAG/
0
1
BF
AC
DB7=1 : Busy (instruction not accepted)
ADDRESS COUNTER
DB7=0 : Ready (instruction accepted)
WRITE DATA
1
0
Write Data
READ DATA
1
1
Read Data
( )
* Don't care
SED1278
293
s
EXAMPLE OF APPLICATION (2 lines
20 characters)
SED1278 is usually connected to 8-bit MPU via I/O ports.
SED1278
40
60
LP
XSCL
FR
V
DD
V
SS
V2
V3
V
SSH
SEG0
SEG59
DO1
D1
DO0
D0
SED1181F
LA
/D
LA
LCD
16
100 Dots
COM1
COM16
SEG1
SEG40
D0
LP
XSCL
FR
V
DD
V
SS
V2
V3
V5
OSC2
OSC1
R
f
16
OPEN
SED1278
294
s
PAD LAYOUT
SED1278
41
64
65
80
1
24
25
40
Y
X
(0,0)
4,500
3,670
Monitor Pad

Pad size: 109
109
295
PAD COORDINATES
Pad No.
Pad Name
X
Y
Pad No.
Pad Name
X
Y
1
SEG22
2087
1671
2
SEG21
1905
1671
3
SEG20
1723
1671
4
SEG19
1541
1671
5
SEG18
1359
1671
6
SEG17
1177
1671
7
SEG16
995
1671
8
SEG15
814
1671
9
SEG14
633
1671
10
SEG13
452
1671
11
SEG12
272
1671
12
SEG11
91
1671
13
SEG10
91
1671
14
SEG9
272
1671
15
SEG8
452
1671
16
SEG7
633
1671
17
SEG6
814
1671
18
SEG5
995
1671
19
SEG4
1177
1671
20
SEG3
1359
1671
21
SEG2
1541
1671
22
SEG1
1723
1671
23
GND
1905
1671
24
OSC1
2087
1671
25
OSC2
2087
1365
26
V1
2087
1183
27
V2
2087
1001
28
V3
2087
819
29
V4
2087
637
30
V5
2087
455
31
LP
2087
273
32
XSCL
2087
91
33
VCC
2087
91
34
FR
2087
273
35
DO
2087
455
36
RS
2087
637
37
R/W
2087
819
38
E
2087
1001
39
DB0
2087
1183
40
DB1
2087
1365
41
DB2
2087
1671
42
DB3
1905
1671
43
DB4
1723
1671
44
DB5
1541
1671
45
DB6
1359
1671
46
DB7
1177
1671
47
COM1
995
1671
48
COM2
814
1671
49
COM3
633
1671
50
COM4
452
1671
51
COM5
272
1671
52
COM6
91
1671
53
COM7
91
1671
54
COM8
272
1671
55
COM9
452
1671
56
COM10
633
1671
57
COM11
814
1671
58
COM12
995
1671
59
COM13
1177
1671
60
COM14
1359
1671
61
COM15
1541
1671
62
COM16
1723
1671
63
SEG40
1905
1671
64
SEG39
2087
1671
65
SEG38
2087
1365
66
SEG37
2087
1183
67
SEG36
2087
1001
68
SEG35
2087
819
69
SEG34
2087
637
70
SEG33
2087
455
71
SEG32
2087
273
72
SEG31
2087
91
73
SEG30
2087
91
74
SEG29
2087
273
75
SEG28
2087
455
76
SEG27
2087
637
77
SEG26
2087
819
78
SEG25
2087
1001
79
SEG24
2087
1183
80
SEG23
2087
1365
SED1278
296
s
SED1278F
0A
/D
0A
CHARACTER FONT
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(6)
CG
RAM
(5)
CG
RAM
(7)
CG
RAM
(8)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(5)
CG
RAM
(6)
CG
RAM
(7)
CG
RAM
(8)
SED1278
297
s
SED1278F
0B
/D
0B
CHARACTER FONT
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(6)
CG
RAM
(5)
CG
RAM
(7)
CG
RAM
(8)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(5)
CG
RAM
(6)
CG
RAM
(7)
CG
RAM
(8)
SED1278
298
s
SED1278F
0C
/D
0C
CHARACTER FONT
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(6)
CG
RAM
(5)
CG
RAM
(7)
CG
RAM
(8)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(5)
CG
RAM
(6)
CG
RAM
(7)
CG
RAM
(8)
SED1278
299
s
SED1278F
0D
/D
0D
CHARACTER FONT
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(6)
CG
RAM
(5)
CG
RAM
(7)
CG
RAM
(8)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(5)
CG
RAM
(6)
CG
RAM
(7)
CG
RAM
(8)
SED1278
300
s
SED1278F
0G
/D
0G
CHARACTER FONT
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(6)
CG
RAM
(5)
CG
RAM
(7)
CG
RAM
(8)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(5)
CG
RAM
(6)
CG
RAM
(7)
CG
RAM
(8)
SED1278
301
s
SED1278F
0H
/D
0H
CHARACTER FONT
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(6)
CG
RAM
(5)
CG
RAM
(7)
CG
RAM
(8)
CG
RAM
(1)
CG
RAM
(2)
CG
RAM
(3)
CG
RAM
(4)
CG
RAM
(5)
CG
RAM
(6)
CG
RAM
(7)
CG
RAM
(8)
* Character codes (00H-0FH) of SED1278F are assigned to the area of character generator RAM (CG RAM). The CG ROM
of the SED1278F is masked; if you wish to have your own CG ROM, consult S-MOS Marketing Department for conversion
of the masked ROM.
SED1278
302
THIS PAGE INTENTIONALLY BLANK