2000 Fairchild Semiconductor Corporation
DS500236
www.fairchildsemi.com
January 2000
Revised January 2000
7
4
VC
X16
2373
L
o
w
V
o
lt
age 16-Bi
t T
r
ansp
arent
Lat
ch
74VCX162373
Low Voltage 16-Bit Transparent Latch
with 3.6V Tolerant Inputs and Outputs
and 26
Series Resistors in Outputs
General Description
The VCX162373 contains sixteen non-inverting latches
with 3-STATE outputs and is intended for bus oriented
applications. The device is byte controlled. The flip-flops
appear to be transparent to the data when the Latch enable
(LE) is HIGH. When LE is LOW, the data that meets the
setup time is latched. Data appears on the bus when the
Output Enable (OE) is LOW. When OE is HIGH, the out-
puts are in a high impedance state.
The VCX162373 is also designed with 26
resistors in the
outputs. This design reduces line noise in applications
such as memory address drivers, clock drivers and bus
transceivers/transmitters.
The 74VCX162373 is designed for low voltage (1.65V to
3.6V) V
CC
applications with I/O compatibility up to 3.6V.
The 74VCX162373 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s
1.65V3.6V V
CC
supply operation
s
3.6V tolerant inputs and outputs
s
26
series resistors in outputs
s
t
PD
(I
n
to O
n
)
3.3 ns max for 3.0V to 3.6V V
CC
4.5 ns max for 2.3V to 2.7V V
CC
9.0 ns max for 1.65V to 1.95V V
CC
s
Power-off high impedance inputs and outputs
s
Support live insertion and withdrawal (Note 1)
s
Static Drive (I
OH
/I
OL
)
12 mA @ 3.0V V
CC
8 mA @ 2.3V V
CC
3
mA @
1.65V
V
CC
s
Uses patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 300 mA
s
ESD performance:
Human body model
>
2000V
Machine model
>
200V
Note 1: To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pull-up resistor; the minimum
value of the resistor is determined by the current-sourcing capability of the
driver.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Logic Symbol
Pin Descriptions
Ordering Number
Package
Package Description
Number
74VCX162373MTD
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Pin Names
Description
OE
n
Output Enable Input (Active LOW)
LE
n
Latch Enable Input
I
0
I
15
Inputs
O
0
O
15
Outputs
www.fairchildsemi.com
2
74VCX162373
Connection Diagram
Truth Tables
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial (HIGH or LOW, inputs may not float)
Z
=
High Impedance
O
0
=
Previous O
0
before HIGH-to-LOW of Latch Enable
Functional Description
The 74VCX162373 contains sixteen edge D-type latches
with 3-STATE outputs. The device is byte controlled with
each byte functioning identically, but independent of the
other. Control pins can be shorted together to obtain full
16-bit operation. The following description applies to each
byte. When the Latch Enable (LE
n
) input is HIGH, data on
the I
n
enters the latches. In this condition the latches are
transparent, i.e., a latch output will change state each time
its I input changes. When LE
n
is LOW, the latches store
information that was present on the I inputs a setup time
preceding the HIGH-to-LOW transition on LE
n
. The 3-
STATE outputs are controlled by the Output Enable (OE
n
)
input. When OE
n
is LOW the standard outputs are in the 2-
state mode. When OE
n
is HIGH, the standard outputs are
in the high impedance mode but this does not interfere with
entering new data into the latches.
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Inputs
Outputs
LE
1
OE
1
I
0
I
7
O
0
O
7
X
H
X
Z
H
L
L
L
H
L
H
H
L
L
X
O
0
Inputs
Outputs
LE
2
OE
2
I
8
I
15
O
8
O
15
X
H
X
Z
H
L
L
L
H
L
H
H
L
L
X
O
0
3
www.fairchildsemi.com
7
4
VC
X16
2373
Absolute Maximum Ratings
(Note 2)
Recommended Operating
Conditions
(Note 4)
Note 2: The Absolute Maximum Ratings are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the Absolute Maximum Rat-
ings. The "Recommended Operating Conditions" table will define the condi-
tions for actual device operation.
Note 3: I
O
Absolute Maximum Rating must be observed.
Note 4: Floating or unused inputs must be held HIGH or LOW.
DC Electrical Characteristics (2.7V
<
V
CC
3.6V)
Note 5: Outputs disabled or 3-STATE only.
Supply Voltage (V
CC
)
-
0.5V to
+
4.6V
DC Input Voltage (V
I
)
-
0.5V to
+
4.6V
Output Voltage (V
O
)
Outputs 3-STATED
-
0.5V to
+
4.6V
Outputs Active (Note 3)
-
0.5V to V
CC
+
0.5V
DC Input Diode Current (I
IK
)
V
I
<
0V
-
50 mA
DC Output Diode Current (I
OK
)
V
O
<
0V
-
50 mA
V
O
>
V
CC
+
50 mA
DC Output Source/Sink Current
(I
OH
/I
OL
)
50 mA
DC V
CC
or GND Current per
Supply Pin (I
CC
or GND)
100 mA
Storage Temperature Range (T
STG
)
-
65
C to
+
150
C
Power Supply
Operating
1.65V to 3.6V
Data Retention Only
1.2V to 3.6V
Input Voltage
-
0.3V to
+
3.6V
Output Voltage (V
O
)
Output in Active States
0V to V
CC
Output in "OFF" State
0.0V to 3.6V
Output Current in I
OH
/I
OL
V
CC
=
3.0V to 3.6V
12 mA
V
CC
=
2.3V to 2.7V
8 mA
V
CC
=
1.65V to 2.3V
3 mA
Free Air Operating Temperature (T
A
)
-
40
C to
+
85
C
Minimum Input Edge Rate (
t/
V)
V
IN
=
0.8V to 2.0V, V
CC
=
3.0V
10 ns/V
Symbol
Parameter
Conditions
V
CC
(V)
Min
Max
Units
V
IH
HIGH Level Input Voltage
2.73.6 2.0
V
V
IL
LOW Level Input Voltage
2.73.6
0.8
V
V
OH
HIGH Level Output Voltage
I
OH
=
-
100
A 2.73.6
V
CC
-
0.2
V
I
OH
=
-
6 mA
2.7
2.2
V
I
OH
=
-
8 mA
3.0
2.4
V
I
OH
=
-
12 mA
3.0
2.2
V
V
OL
LOW Level Output Voltage
I
OL
=
100
A 2.73.6
0.2
V
I
OL
=
6 mA
2.7
0.4
V
I
OL
=
8 mA
3.0
0.55
V
I
OL
=
12 mA
3.0
0.8
V
I
I
Input Leakage Current
0
V
I
3.6V
2.73.6
5.0
A
I
OZ
3-STATE Output Leakage
0
V
O
3.6V
2.73.6
10
A
V
I
=
V
IH
or V
IL
I
OFF
Power-OFF Leakage Current
0
(V
I
, V
O
)
3.6V
0
10
A
I
CC
Quiescent Supply Current
V
I
=
V
CC
or GND
2.73.6
20
A
V
CC
(V
I
, V
O
)
3.6V (Note 5)
2.73.6
20
A
I
CC
Increase in I
CC
per Input
V
IH
=
V
CC
-
0.6V
2.73.6
750
A
www.fairchildsemi.com
4
74VCX162373
DC Electrical Characteristics (2.3V
V
CC
2.7V)
Note 6: Outputs disabled or 3-STATE only.
DC Electrical Characteristics (1.65V
V
CC
<
2.3V)
Note 7: Outputs disabled or 3-STATE only.
Symbol
Parameter
Conditions
V
CC
(V)
Min
Max
Units
V
IH
HIGH Level Input Voltage
2.3
-
2.7
1.6
V
V
IL
LOW Level Input Voltage
2.3
-
2.7
0.7
V
V
OH
HIGH Level Output Voltage
I
OH
=
-
100
A 2.3
-
2.7
V
CC
-
0.2
V
I
OH
=
-
4 mA
2.3
2.0
V
I
OH
=
-
6 mA
2.3
1.8
V
I
OH
=
-
8 mA
2.3
1.7
V
V
OL
LOW Level Output Voltage
I
OL
=
100
A 2.3
-
2.7
0.2
V
I
OL
=
6 mA
2.3
0.4
V
I
OL
=
8 mA
2.3
0.6
V
I
I
Input Leakage Current
0
V
I
3.6V
2.3
-
2.7
5.0
A
I
OZ
3-STATE Output Leakage
0
V
O
3.6V
2.3
-
2.7
10
A
V
I
=
V
IH
or V
IL
I
OFF
Power-OFF Leakage Current
0
(V
I
, V
O
)
3.6V
0
10
A
I
CC
Quiescent Supply Current
V
I
=
V
CC
or GND
2.3
-
2.7
20
A
V
CC
(V
I
, V
O
)
3.6V (Note 6)
2.3
-
2.7
20
A
Symbol
Parameter
Conditions
V
CC
(V)
Min
Max
Units
V
IH
HIGH Level Input Voltage
1.65 - 2.3
0.65
V
CC
V
V
IL
LOW Level Input Voltage
1.65 - 2.3
0.35
V
CC
V
V
OH
HIGH Level Output Voltage
I
OH
=
-
100
A
1.65 - 2.3
V
CC
-
0.2
V
I
OH
=
-
3 mA
1.65
1.25
V
V
OL
LOW Level Output Voltage
I
OL
=
100
A
1.65 - 2.3
0.2
V
I
OL
=
3 mA
1.65
0.3
V
I
I
Input Leakage Current
0
V
I
3.6V
1.65 - 2.3
5.0
A
I
OZ
3-STATE Output Leakage
0
V
O
3.6V
1.65 - 2.3
10
A
V
I
=
V
IH
or V
IL
I
OFF
Power-OFF Leakage Current
0
(V
I
, V
O
)
3.6V
0
10
A
I
CC
Quiescent Supply Current
V
I
=
V
CC
or GND
1.65 - 2.3
20
A
V
CC
(V
I
, V
O
)
3.6V (Note 7)
1.65
-
2.3
20
A
5
www.fairchildsemi.com
7
4
VC
X16
2373
AC Electrical Characteristics
(Note 8)
Note 8: For C
L
=
50
P
F, add approximately 300 ps to the AC maximum specification.
Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
).
Dynamic Switching Characteristics
Capacitance
Symbol
Parameter
T
A
=
-
40
C to
+
85
C, C
L
=
30 pF, R
L
=
500
Units
V
CC
=
3.3V
0.3V
V
CC
=
2.5V
0.2V
V
CC
=
1.8V
0.15V
Min
Max
Min
Max
Min
Max
t
PHL
, t
PLH
Prop Delay I
n
to O
n
0.8
3.3
1.0
4.5
1.5
9.0
ns
t
PHL
, t
PLH
Prop Delay LE to O
n
0.8
3.6
1.0
4.9
1.5
9.8
ns
t
PZL
, t
PZH
Output Enable Time
0.8
3.9
1.0
5.4
1.5
9.8
ns
t
PLZ
, t
PHZ
Output Disable Time
0.8
4.0
1.0
4.4
1.5
7.9
ns
t
S
Setup Time
1.5
1.5
2.5
ns
t
H
Hold Time
1.0
1.0
1.0
ns
t
W
Pulse Width
1.5
1.5
4.0
ns
t
OSHL
Output to Output Skew
0.5
0.5
0.75
ns
t
OSLH
(Note 9)
Symbol
Parameter
Conditions
V
CC
(V)
T
A
=
+
25
C
Units
Typical
V
OLP
Quiet Output Dynamic Peak V
OL
C
L
=
30 pF, V
IH
=
V
CC
, V
IL
=
0V
1.8
0.15
V
2.5
0.25
3.3
0.35
V
OLV
Quiet Output Dynamic Valley V
OL
C
L
=
30 pF, V
IH
=
V
CC
, V
IL
=
0V
1.8
-
0.15
V
2.5
-
0.25
3.3
-
0.35
V
OHV
Quiet Output Dynamic Valley V
OH
C
L
=
30 pF, V
IH
=
V
CC
, V
IL
=
0V
1.8
1.55
V
2.5
2.05
3.3
2.65
Symbol
Parameter
Conditions
T
A
=
+
25
C
Units
Typical
C
IN
Input Capacitance
V
CC
=
1.8V, 2.5V or 3.3V, V
I
=
0V or V
CC
6
pF
C
OUT
Output Capacitance
V
I
=
0V or V
CC
, V
CC
=
1.8V, 2.5V or 3.3V
7
pF
C
PD
Power Dissipation Capacitance
V
I
=
0V or V
CC
, f
=
10 MHz,
20
pF
V
CC
=
1.8V, 2.5V or 3.3V
PDF 
ZIP