ChipFind - документация

Электронный компонент: DM74AS74N

Скачать:  PDF   ZIP
2000 Fairchild Semiconductor Corporation
DS006282
www.fairchildsemi.com
April 1984
Revised March 2000
DM74AS74 Dual D-T
ype Posi
ti
ve-Edge
-T
r
i
gger
ed
Fl
i
p
-Fl
op
wi
th Preset

a
nd
Cl
ear
DM74AS74
Dual D-Type Positive-Edge-Triggered Flip-Flop
with Preset and Clear
General Description
The AS74 is a dual edge-triggered flip-flops. Each flip-flop
has individual D, clock, clear and preset inputs, and also
complementary Q and Q outputs.
Information at input D is transferred to the Q output on the
positive going edge of the clock pulse. Clock triggering
occurs at a voltage level of the clock pulse and is not
directly related to the transition time of the positive going
pulse. When the clock input is at either the HIGH or LOW
level, the D input signal has no effect.
Asynchronous preset and clear inputs will set or clear Q
output respectively upon the application of LOW level sig-
nal.
Features
s
Switching specifications at 50 pF
s
Switching specifications guaranteed over full tempera-
ture and V
CC
range
s
Advanced oxide-isolated, ion-implanted Schottky TTL
process
s
Functionally and pin-for-pin compatible with Schottky
and LS TTL counterpart
s
Improved AC performance over S74 at approximately
half the power
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Connection Diagram
Function Table
L
=
LOW State
H
=
HIGH State
X
=
Don't Care
=
Positive Edge Transition
Q
0
=
Previous Condition of Q
Note 1: This condition is nonstable; it will not persist when preset and clear
inputs return to their inactive (HIGH) level. The output levels in this condi-
tion are not guaranteed to meet the V
OH
specification.
Order Number
Package Number
Package Description
DM74AS74M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74AS74SJX
M14D
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74AS74N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Inputs
Outputs
PR
CLR CLK
D
Q
Q
L
H
X
X
H
L
H
L
X
X
L
H
L
L
X
X
H (Note 1)
H (Note 1)
H
H
H
H
L
H
H
L
L
H
H
H
L
X
Q
0
Q
0
www.fairchildsemi.com
2
DM
74
A
S
74
Logic Diagram
3
www.fairchildsemi.com
DM74AS74
Absolute Maximum Ratings
(Note 2)
Note 2: The "Absolute Maximum Ratings" are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The "Recommended Operating Conditions" table will define the conditions
for actual device operation.
Recommended Operating Conditions
Note 3: The (
) arrow indicates the positive edge of the Clock is used for reference.
Electrical Characteristics
over recommended operating free air temperature range. All typical values are measured at V
CC
=
5V, T
A
=
25
C.
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range
0
C to
+
70
C
Storage Temperature Range
-
65
C to
+
150
C
Typical
JA
N Package
76.0
C/W
M Package
107.0
C/W
Symbol
Parameter
Min
Nom
Max
Units
V
CC
Supply Voltage
4.5
5
5.5
V
V
IH
HIGH Level Input Voltage
2
V
V
IL
LOW Level Input Voltage
0.8
V
I
OH
HIGH Level Output Current
-
2
mA
I
OL
LOW Level Output Current
20
mA
f
CLK
Clock Frequency
0
105
MHz
t
W(CLK)
Width of Clock Pulse
HIGH
4
ns
LOW
5.5
ns
t
W
Pulse Width Preset & Clear LOW
4
ns
t
SU
Data Setup Time (Note 3)
4.5
ns
t
SU
PRE or CLR Setup-Time (Note 3)
2
ns
t
H
Data Hold Time (Note 3)
0
ns
T
A
Free Air Operating Temperature
0
70
C
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V
IK
Input Clamp Voltage
V
CC
=
4.5V, I
I
=
-
18 mA
-
1.2
V
V
OH
HIGH Level
V
CC
=
4.5V to 5.5V,
V
CC
-
2
V
Output Voltage
I
OH
=
-
2 mA
V
OL
LOW
Level V
CC
=
4.5V, V
IH
=
Max,
0.35
0.5
V
Output Voltage
I
OL
=
20 mA
I
I
Input Current @ Max Input Voltage V
CC
=
5.5V, V
IH
=
7V
0.1
mA
I
IH
HIGH Level Input Current
V
CC
=
5.5V,
Clock, D
20
A
V
IH
=
2.7V
Preset, Clear
40
A
I
IL
LOW Level Input Current
V
CC
=
5.5V,
Clock, D
-
0.5
mA
V
IL
=
0.4V
Preset, Clear
-
1.8
mA
I
O
Output Drive Current
V
CC
=
5.5V, V
O
=
2.25V
-
30
-
112
mA
I
CC
Supply Current
V
CC
=
5.5V
10.5
16
mA
www.fairchildsemi.com
4
DM
74
A
S
74
Switching Characteristics
over recommended operating free air temperature range
Symbol
Parameter
Conditions
From
To
Min
Max
Units
f
MAX
Maximum Clock Frequency
V
CC
=
4.5V to 5.5V
105
MHz
t
PLH
Propagation Delay Time
R
L
=
500
Preset
Q or
3
7.5
ns
LOW-to-HIGH Level Output
C
L
=
50 pF
or Clear
Q
t
PHL
Propagation Delay Time
Preset
Q or
3.5
10.5
ns
HIGH-to-LOW Level Output
or Clear
Q
t
PLH
Propagation Delay Time
Clock
Q or
3.5
8
ns
LOW-to-HIGH Level Output
Q
t
PHL
Propagation Delay Time
Clock
Q or
4.5
9
ns
HIGH-to-LOW Level Output
Q
5
www.fairchildsemi.com
DM74AS74
Physical Dimensions
inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M14A