2000 Fairchild Semiconductor Corporation
DS006374
www.fairchildsemi.com
August 1986
Revised March 2000
DM74LS75 Quad Latch
DM74LS75
Quad Latch
General Description
These latches are ideally suited for use as temporary stor-
age for binary information between processing units and
input/output or indicator units. Information present at a data
(D) input is transferred to the Q output when the enable is
HIGH, and the Q output will follow the data input as long as
the enable remains HIGH. When the enable goes LOW, the
information (that was present at the data input at the time
the transition occurred) is retained at the Q output until the
enable is permitted to go HIGH.
These latches feature complementary Q and Q outputs
from a 4-bit latch, and are available in 16-pin packages.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Logic Diagram
(Each Latch)
Function Table
(Each Latch)
H
=
HIGH Level
L
=
LOW Level
X
=
Don't Care
Q
0
=
The Level of Q Before the HIGH-to-LOW Transition of ENABLE
Connection Diagram
Order Number
Package Number
Package Description
DM74LS75M
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS75N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Inputs
Outputs
D
Enable
Q
Q
L
H
L
H
H
H
H
L
X
L
Q
0
Q
0
www.fairchildsemi.com
2
D
M
74LS75
Absolute Maximum Ratings
(Note 1)
Note 1: The "Absolute Maximum Ratings" are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The "Recommended Operating Conditions" table will define the conditions
for actual device operation.
Recommended Operating Conditions
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Note 2: All typicals are at V
CC
=
5V, T
A
=
25
C.
Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.
Note 4: I
CC
is measured with all outputs open and all inputs grounded.
Note 5: T
A
=
25
C and V
CC
=
5V.
Supply Voltage
7V
Input Voltage
7V
Operating Free Air Temperature Range
0
C to
+
70
C
Storage Temperature Range
-
65
C to
+
150
C
Symbol
Parameter
Min
Nom
Max
Units
V
CC
Supply Voltage
4.75
5
5.25
V
V
IH
HIGH Level Input Voltage
2
V
V
IL
LOW Level Input Voltage
0.8
V
I
OH
HIGH Level Output Current
-
0.4
mA
I
OL
LOW Level Output Current
8
mA
t
W
Enable Pulse Width (Note 5)
20
ns
t
SU
Setup Time (Note 5)
20
ns
t
H
Hold Time (Note 5)
0
ns
T
A
Free Air Operating Temperature
0
70
C
Symbol
Parameter
Conditions
Min
Typ
Max
Units
(Note 2)
V
I
Input Clamp Voltage
V
CC
=
Min, I
I
=
-
18 mA
-
1.5
V
V
OH
HIGH Level
V
CC
=
Min, I
OH
=
Max
2.7
3.5
V
Output Voltage
V
IL
=
Max, V
IH
=
Min
V
OL
LOW
Level V
CC
=
Min, I
OL
=
Max
0.35
0.5
Output Voltage
V
IL
=
Max, V
IH
=
Min
V
I
OL
=
4 mA, V
CC
=
Min
0.25
0.4
I
I
Input Current @ Max
V
CC
=
Max, V
I
=
7V
D
0.1
mA
Input Voltage
Enable
0.4
I
IH
HIGH Level Input
V
CC
=
Max, V
I
=
2.7V
D
20
A
Current
Enable
80
I
IL
LOW Level Input
V
CC
=
Max, V
I
=
0.4V
D
-
0.4
mA
Current
Enable
-
1.6
I
OS
Short Circuit Output Current
V
CC
=
Max (Note 2)
-
20
-
100
mA
I
CC
Supply Current
V
CC
=
Max (Note 3)
6.3
12
mA
3
www.fairchildsemi.com
DM74LS75
Switching Characteristics
at V
CC
=
5V and T
A
=
25
C
From (Input)
R
L
=
2 k
Symbol
Parameter
To (Output)
C
L
=
15 pF
C
L
=
50 pF
Units
Min
Max
Min
Max
t
PLH
Propagation Delay Time
D to Q
27
30
ns
LOW-to-HIGH Level Output
t
PHL
Propagation Delay Time
D to Q
17
25
ns
HIGH-to-LOW Level Output
t
PLH
Propagation Delay Time
D to Q
20
25
ns
LOW-to-HIGH Level Output
t
PHL
Propagation Delay Time
D to Q
15
20
ns
HIGH-to-LOW Level Output
t
PLH
Propagation Delay Time
Enable to Q
27
30
ns
LOW-to-HIGH Level Output
t
PHL
Propagation Delay Time
Enable to Q
25
30
ns
HIGH-to-LOW Level Output
t
PLH
Propagation Delay Time
Enable to Q
30
30
ns
LOW-to-HIGH Level Output
t
PHL
Propagation Delay Time
Enable to Q
15
20
ns
HIGH-to-LOW Level Output
www.fairchildsemi.com
4
D
M
74LS75
Physical Dimensions
inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M16A
5
www.fairchildsemi.com
DM74LS75 Quad Latch
Physical Dimensions
inches (millimeters) unless otherwise noted (Continued)
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
PDF 
ZIP