ChipFind - документация

Электронный компонент: FAN4810N

Скачать:  PDF   ZIP
www.fairchildsemi.com
REV. 1.0.12 9/24/03
Features
TriFault DetectTM for UL1950 compliance and enhanced
safety
Slew rate enhanced transconductance error amplifier for
ultra-fast PFC response
Low power: 200A startup current, 5.5mA operating
current
Low total harmonic distortion, high PF
Average current, continuous boost leading edge PFC
Current fed gain modulator for improved noise immunity
Overvoltage and brown-out protection, UVLO, and soft
start
Synchronized clock output
General Description
The FAN4810 is a controller for power factor corrected,
switched mode power supplies. The FAN4810 includes
circuits for the implementation of leading edge, average
current, "boost" type power factor correction and results in a
power supply that fully complies with IEC1000-3-2 specifi-
cation. It also includes a TriFault DetectTM function to help
ensure that no unsafe conditions will result from single
component failure in the PFC. Gate-driver with 1A
capability minimizes the need for external driver circuit.
Low power requirements improve efficiency and reduce
component costs. The PFC also includes peak current
limiting, input voltage brownout protection and a over-
voltage comparator shuts down the PFC section in the event
of a sudden decrease in load. The clock-out signal can be
used to synchronize down-stream PWM stages in order to
reduce system noise.
Block Diagram
15
VEAO
IEAO
VFB
IAC
VRMS
ISENSE
RAMP 1
CLKSD
OSCILLATOR
OVP
PFC ILIMIT
VREF
POWER FACTOR CORRECTOR
TRI-FAULT
2.5V
+
+
16
2
4
3
7.5V
REFERENCE
14
VCC
13
VCC
VEA
7
-
+
IEA
1
+
+
+
PFC OUT
12
S
R
Q
Q
S
R
Q
Q
2.75V
0.5V
-1V
8
11
10
6
5
9
GAIN
MODULATOR
3.6k
3.6k
17V
UVLO
CLKOUT
S
R
Q
Q
VCC
DUTY CYCLE
LIMIT
+
+
2.45V
VFB
VREF
VIN OK
VCC
25
A
1.25V
FAN4810
Power Factor Correction Controller
FAN4810
PRODUCT SPECIFICATION
2
REV. 1.0.12 9/24/03
Pin Configuration
Pin Description
Pin Name
Function
1
IEAO
Slew rate enhanced PFC transconductance error amplifier output
2
I
AC
PFC AC line reference input to Gain Modulator
3
I
SENSE
Current sense input to the PFC Gain Modulator
4
V
RMS
PFC Gain Modulator RMS line voltage compensation input
5
CLKSD
Turn on/off PWM clock without disturbing PFC out
6
NC
7
RAMP 1
Oscillator timing node; timing set by R
T
C
T
8
NC
9
GND
Ground
10
GND
Ground
11
CLK OUT
Clock signal synchronized to PFC frequency
12
PFC OUT
PFC driver output
13
V
CC
Positive supply
14
V
REF
Buffered output for the internal 7.5V reference
15
V
FB
PFC transconductance voltage error amplifier input
16
VEAO
PFC transconductance voltage error amplifier output
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
IEAO
IAC
ISENSE
VRMS
CLKSD
NC
RAMP 1
NC
VEAO
VFB
VREF
VCC
PFC OUT
CLK OUT
GND
GND
TOP VIEW
FAN4810
(Pin Out)
PRODUCT SPECIFICATION
FAN4810
REV. 1.0.12 9/24/03
3
Abolute Maximum Ratings
Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum
ratings are stress ratings only and functional device operation is not implied.
Operating Conditions
Parameter
Min.
Max.
Units
V
CC
18
V
I
SENSE
Voltage
-5
0.7
V
Voltage on Any Other Pin
GND - 0.3
V
CCZ
+ 0.3
V
I
REF
10
mA
I
AC
Input Current
10
mA
Peak PFC OUT Current, Source or Sink
1
A
PFC OUT, CLK OUT Energy Per Cycle
1.5
J
Junction Temperature
150
C
Storage Temperature Range
-65
150
C
Lead Temperature (Soldering, 10 sec)
260
C
Thermal Resistance (
JA)
Plastic DIP
Plastic SOIC
80
105
C/W
C/W
Min.
Max.
Units
Temperature Range
0
70
C
Electrical Characteristics
Unless otherwise specified, V
CC
= 15V, R
T
= 52.3k
, C
T
= 470pF, T
A
= Operating Temperature Range (Note 1)
Symbol
Parameter
Conditions
Min.
Typ. Max. Units
Voltage Error Amplifier
Input Voltage Range
0
5
V
Transconductance
V
NON INV
= V
INV
, VEAO = 3.75V
30
65
90
Feedback Reference Voltage
2.43
2.5
2.57
V
Input Bias Current
Note 2
-0.5
-1.0
A
Output High Voltage
6.0
6.7
V
Output Low Voltage
0.1
0.4
V
Source Current
V
IN
= 0.5V, V
OUT
= 6V
-40
-140
A
Sink Current
V
IN
= 0.5V, V
OUT
= 1.5V
40
140
A
Open Loop Gain
50
60
dB
Power Supply Rejection Ratio
11V < V
CC
< 16.5V
50
60
dB
Current Error Amplifier
Input Voltage Range
-1.5
2
V
Transconductance
V
NON INV
= V
INV
, VEAO = 3.75V
50
100
150
Input Offset Voltage
0
4
15
mV
Input Bias Current
-0.5
-1.0
A
FAN4810
PRODUCT SPECIFICATION
4
REV. 1.0.12 9/24/03
Output High Voltage
6.0
6.7
V
Output Low Voltage
0.65
1.0
V
Source Current
V
IN
= 0.5V, V
OUT
= 6V
-40
-104
A
Sink Current
V
IN
= 0.5V, V
OUT
= 1.5V
40
160
A
Open Loop Gain
60
70
dB
Power Supply Rejection Ratio
11V < V
CC
< 16.5V
60
75
dB
OVP Comparator
Threshold Voltage
2.65
2.75
2.85
V
Hysteresis
175
250
325
mV
Tri-Fault Detect
Fault Detect HIGH
2.65
2.75
2.85
V
Time to Fault Detect HIGH
V
FB
= V
FAULT DETECT LOW
to
V
FB
= OPEN. 470pF from V
FB
to
GND
2
4
ms
Fault Detect LOW
0.4
0.5
0.6
V
PFC I
LIMIT
Comparator
Threshold Voltage
-0.9
-1.0
-1.1
V
(PFC I
LIMIT
V
TH
- Gain
Modulator Output)
120
220
mV
Delay to Output
150
300
ns
GAIN Modulator
Gain (Note 3)
I
AC
= 100A, V
RMS
= V
FB
= 0V
0.60
0.80
1.05
I
AC
= 50A, V
RMS
= 1.2V, V
FB
= 0V
1.8
2.0
2.40
I
AC
= 50A, V
RMS
= 1.8V, V
FB
= 0V
0.85
1.0
1.25
I
AC
= 100A, V
RMS
= 3.3V, V
FB
= 0V
0.20
0.30
0.40
Bandwidth
I
AC
= 100A
10
MHz
Output Voltage
I
AC
= 350A, V
RMS
= 1V, V
FB
= 0V
0.60
0.75
0.9
V
Oscillator
Initial Accuracy
T
A
= 25C
71
76
81
kHz
Voltage Stability
11V < V
CC
< 16.5V
1
%
Temperature Stability
2
%
Total Variation
Line, Temp
68
84
kHz
Ramp Valley to Peak Voltage
2.5
V
PFC Dead Time
350
650
ns
C
T
Discharge Current
V
RAMP 2
= 0V, V
RAMP 1
= 2.5V
3.5
5.5
7.5
mA
Reference
Output Voltage
T
A
= 25C, I(V
REF
) = 1mA
7.4
7.5
7.6
V
Line Regulation
11V <V
CC
<16.5V
10
25
mV
Load Regulation
0mA <I(V
REF
) < 10mA;
T
A
= 0C to 70C
10
20
mV
Electrical Characteristics(Continued)
Unless otherwise specified, V
CC
= 15V, R
T
= 52.3k
, C
T
= 470pF, T
A
= Operating Temperature Range (Note 1)
Symbol
Parameter
Conditions
Min.
Typ. Max. Units
PRODUCT SPECIFICATION
FAN4810
REV. 1.0.12 9/24/03
5
Notes
1. Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.
2. Includes all bias currents to other circuits connected to the V
FB
pin.
3. Gain = K x 5.3V; K = (I
GAINMOD
- I
OFFSET
) x [I
AC
(VEAO - 0.625)]
-1
; VEAO
MAX
=5V.
Temperature Stability
0.4
%
Total Variation
Line, Load, Temp
7.35
7.65
V
Long Term Stability
T
J
= 125C, 1000 Hours
5
25
mV
PFC
Minimum Duty Cycle
V
IEAO
> 4.0V
0
%
Maximum Duty Cycle
V
IEAO
< 1.2V
90
95
%
Output Low Voltage
I
OUT
= -20mA
0.4
0.8
V
I
OUT
= -100mA
0.7
2.0
V
I
OUT
= 10mA, V
CC
= 9V
0.4
0.8
V
Output High Voltage
I
OUT
= 20mA
V
CC
- 0.8V
V
I
OUT
= 100mA
V
CC
- 2V
V
Rise/Fall Time
C
L
= 1000pF
50
ns
Clock
Duty Cycle
45
47
50
%
Supply
Start-up Current
V
CC
= 12V, C
L
= 0
200
350
A
Operating Current
14V, C
L
= 0
5.5
7
mA
Undervoltage Lockout
Threshold
12.4
13
13.6
V
Undervoltage Lockout
Hysteresis
2.5
2.8
3.1
V
Electrical Characteristics(Continued)
Unless otherwise specified, V
CC
= 15V, R
T
= 52.3k
, C
T
= 470pF, T
A
= Operating Temperature Range (Note 1)
Symbol
Parameter
Conditions
Min.
Typ. Max. Units