2002 Fairchild Semiconductor Corporation
Features
!
"#$!!%&" '(&)*'+&
$
, #,$
$#
$
-
&" .$$-&
$
&" /
$ &/
$
$ $0+0*
$
1 /2/
$
(& "$3,
Description
, 21455
,
"
$$6
(
,,
, .
"$0$
$0
0 !
0
% ,
/7&/7/%
.
48-QFP-1010E
Typical Applications
!/%
/%
"&
./%
Ordering Information
Device
Package
Operating Temp.
-
-
-
FAN8004
5-CH Motor Driver
FAN8004
Pin Assignments
1
2
3
4
5
6
7
8
9
27
26
25
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
30
29
28
32
32
31
36
35
34
FAN8004
OUT1
IN2.1
IN2.2
OUT2
IN3.1
GND
GND
IN3.2
OUT3
IN4.1
IN4.2
OUT4
10
11
12
DO2.1
DO2.2
PGND
DO3.1
DO3.2
GND
GND
DO4.1
DO4.2
DO5.1
DO5.2
PVCC1
CTL
FW
D
REV
SGND
OPOUT
GND
GND
OPI
N
(
+
)
OPI
N
(
-
)
MUTE4
MUTE3
MUT
E
1,
2
IN
1
.
1
IN
1
.
2
REF
SVCC
RES50
GND
GND
REG050
REG50
PVCC2
DO1.
1
DO1.
2
FAN8004
Pin Definitions
Pin Number
Pin Name
I/O
Pin Function Description
1
OUT1
O
CH 1 OP-AMP Output
2
IN2.1
I
CH 1 OP-AMP Input (+)
3
IN2.2
I
CH 2 OP-AMP Input (-)
4
OUT2
O
CH 2 OP-AMP Output
5
IN3.1
I
CH 3 OP-AMP Input (+)
6
GND
-
Ground
7
GND
-
Ground
8
IN3.2
I
CH 3 OP-AMP Input (-)
9
OUT3
O
CH 3 OP-AMP Output
10
IN4.1
I
CH 4 OP-AMP Input (+)
11
IN4.2
I
CH 4 OP-AMP Input (-)
12
OUT4
O
CH 4 OP-AMP output
13
CTL
I
CH 5 Motor Speed Control
14
FWD1
I
CH 5 Forward Input
15
REW1
I
CH 5 Reverse Input
16
SGND
-
Signal Ground
17
OPOUT
O
Opamp Output
18
GND
-
Ground
19
GND
-
Ground
20
OPIN(+)
I
OP-AMP Input (+)
21
OPIN(-)
I
OP-AMP Input (-)
22
MUTE4
I
CH 4 Mute
23
MUTE3
I
CH 3 Mute
24
MUTE1, 2
I
CH 1, CH 2 Mute
25
PVCC1
-
Power Supply Voltage (For CH 5)
26
DO5.2
O
CH 5 Drive Output
27
DO5.1
O
CH 5 Drive Output
28
DO4.2
O
CH 4 Drive Output
29
DO4.1
O
CH 4 Drive Output
30
GND
-
Ground
31
GND
-
Ground
32
DO3.2
O
CH 3 Drive Output
33
DO3.1
O
CH 3 Drive Output
34
PGND
-
Power Ground
35
DO2.2
O
CH 2 Drive Output
36
DO2.1
O
CH 2 Drive Output
37
DO1.2
O
CH 1 Drive Output
38
DO1.1
O
CH 1 Drive Output
39
PVCC2
-
Power Supply Voltage (For CH 1, CH 2, CH 3, CH 4)
FAN8004
Pin Definitions
(Continued)
Pin Number
Pin Name
I/O
Pin Function Description
40
REG50
O
Regulator Output
41
REG050
O
Regulator 5V Output
42
GND
-
Ground
43
GND
-
Ground
44
RES50
I
Regulator Reset
45
SVCC
-
Signal Supply Voltage
46
REF
I
Bias Voltage Input
47
IN1.1
I
CH 1 OP-AMP Input (+)
48
IN1.2
I
CH 1 OP-AMP Input (-)
FAN8004
Internal Block Diagram
Note:
1. SW = Logic switch
2. MSC = Motor speed control
3. D = Output driver
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
S
W
M
S
C
-
D
D
ALL MUTE
SW
T.S.D
O.V.P
-
2P
2P
2P
2P
2P
2P
2P
2P
2P
2P
DO2.1
DO2.2
PGND
DO3.1
DO3.2
GND
GND
DO4.1
DO4.2
DO5.1
DO5.2
PVCC1
MUTE1, 2
MUTE3
MUTE4
-
REF &
2.5V
1
2
3
4
5
6
7
8
9
10
11
12
OUT1
IN2.1
IN2.2
OUT2
IN3.1
GND
GND
IN3.2
OUT3
IN4.1
IN4.2
OUT4
13
14
15
16
17
18
19
20
21
22
23
24
CTL
FWD
REV SGND
OPOUT
GND
GND OPIN(+) OPIN(-) MUTE4 MUTE3 MUTE1, 2
25
26
27
28
29
30
31
32
33
34
35
36
-
37
38
39
40
41
42
43
44
45
46
47
48
DO1.2
DO1.1
PVCC2
REG50
REG050
GND
GND
RES50
SVCC
all mute
IN1.1
IN1.2
FAN8004
Equivalent Circuits
Description
Pin No.
Internal Circuit
-
!"
!"
#
"$
VCC
VCC
10k
10k
47 2
5 10
48 3
8 11
VCC
VCC
1 4
9 12
10k
25k
Vr
VCC
0.1k
100k
13
FAN8004
Equivalent Circuits
(Continued)
Description
Pin No.
Internal Circuit
Logic Drive
FWD Input
REV Input
14
15
CH Mute
22, 23, 24
Logic
Drive
Output
26, 27
4-CH
Drive
Output
28, 29
32, 33
35, 36
37, 38
VCC
14 15
30k
30k
VCC
22
23 24
30k
2k
1k
20k
VCC
Vr
1k
10k
26 27
28 29
32 33
35
37 38
36
10k
1k
VCC
10k
FAN8004
Equivalent Circuits
(Continued)
Description
Pin No.
Internal Circuit
Normal
OPOUT
17
Normal
OPIN(+)
OPIN(-)
20
21
Ref
46
VCC
VCC
17
50
50
21
VCC
VCC
20
5k
VCC
46
2k
0.1k
FAN8004
#
#
#
#
Equivalent Circuits
(Continued)
Description
Pin No.
Internal Circuit
RES50
44
REG050
41
REG50
40
50k
50k
VCC
44
10k
VCC
2k
2k
10k
41
VCC
53k
VCC
40
10k
FAN8004
Absolute Maximum Ratings (Ta = 25
C)
1. When mounted on 70mm
70mm
1.6mm PCB.
2. Power dissipation reduces 18.4mW /
C for using above Ta=25
C.
3. Do not exceed Pd and SOA
Recommended Operating Conditions
Parameter
Symbol
Value
Unit
Maximum Supply Voltage
V
CCMAX
18
V
Power Dissipation
P
D
2.3
note
W
Operating Temperature
T
OPR
-35 ~ +85
C
Storage Temperature
T
STG
-55 ~ +150
C
Maximum Output Current
I
OMAX
1
A
%&%'&
%&%'&
%&%'&
%&%'&
Symbol
Min.
Typ.
Max.
Unit
Signal Supply Voltage
SV
CC
4.5
-
13.2
V
Power Supply Voltage
PV
CC1
4.5
-
13.2
V
Power Supply Voltage
PV
CC2
4.5
-
13.2
V
FAN8004
Electrical Characteristics (Ta = 25
C)
(SV
CC
=PV
CC1
=PV
CC2
=8V, Ta=25
C, unless otherwise specified)
Note:
1.Guaranteed field. ( No EDS/ Final test . )
%&%'&
%&%'&
%&%'&
%&%'&
Symbol
Conditions
Min.
Typ. Max.
Unit
Quiescent Circuit Current
I
CC
under no-load
10
14
18
mA
All Mute On Current
I
MUTE ALL
Pin 46=GND
-
8
10
mA
All Mute On Voltage
V
MON ALL
Pin 46=Variation
-
-
0.5
V
All Mute Off Voltage
V
MOFF ALL
Pin 46=Variation
2
-
-
V
CH Mute On Voltage
V
MON CH
Pin 22, 23, 24=Variation
2
-
-
V
CH Mute Off Voltage
V
MOFF CH
Pin 22, 23, 24=Variation
-
-
0.5
V
DRIVER PART
R
L
=8
Input Offset Voltage
V
IO
-
-20
-
+20
mV
Output Offset Voltage
V
OO
V
IN
=2.5V
-50
-
+50
mV
Maximum Output Voltage 1
V
OM1
V
CC
=8V, R
L
=8
4.7
5.5
-
V
Maximum Output Voltage 2
V
OM2
V
CC
=13V, R
L
=24
7
9
-
V
Closed-loop Voltage Gain
A
VF
V
IN
=0.1V
RMS
9
10.5
12
dB
Ripple Rejection Ratio
note1
RR
V
IN
=0.1V
RMS
, f=120kHz
-
50
-
dB
Slew Rate
note1
SR
Square, Vout=2Vp-p, f=120kHz
-
0.8
-
V
(
s
)
$
)
"
)
$
)
"
)
$
)
"
)
$
)
"
Input Offset Voltage
V
OF1
-
-10
-
+10
mV
Input Bias Current
I
B1
-
-
-
300
nA
High Level Output Voltage
V
OH1
-
6
6.8
-
V
Low Level Output Voltage
V
OL1
-
-
1.0
1.8
V
Output Sink Current
I
SINK1
R
L
=50
10
40
-
mA
Output Source Current
I
SOURCE1
R
L
=50
10
40
-
mA
Open Loop Voltage Gain
note1
GV
O1
V
IN
=-75dB, f=1kHz
-
75
-
dB
Ripple Rejection Ratio
note1
R
R1
V
IN
=-20dB, f=120kHz
-
65
-
dB
Slew Rate
note1
S
R1
Square, Vout=2Vp-p, f=120kHz
-
1
-
V
(
s
Common Mode Rejection Ratio
note1
CM
RR1
V
IN
=-20dB, f=1kHz
-
80
-
dB
FAN8004
Electrical Characteristics
(Continued)
(SV
CC
=PV
CC1
=PV
CC2
=8V, Ta=25
C, unless otherwise specified)
Note:
1.Guaranteed field. ( No EDS/ Final test . )
%&%'&
%&%'&
%&%'&
%&%'&
Symbol
Conditions
Min.
Typ. Max.
Unit
INPUT OPAMP PART
Input Offset Voltage
V
OF2
-
-10
-
+10
mV
Input Bias Current
I
B2
-
-
-
400
nA
High Level Output Voltage
V
OH2
-
7
7.7
-
V
Low Level Output Voltage
V
OL2
-
-
0.2
0.5
V
Output Sink Current
I
SINK2
-
500
800
-
A
Output Source Current
I
SOURCE2
-
500
800
-
A
Open Loop Voltage Gain
note1
GV
O2
V
IN
= -75dB, f =1kHz
-
80
-
dB
Slew Rate
note1
SR2
Square, Vout=2Vp-p, f=120kHz
-
1
-
V/
s
Common Mode Rejection Ratio
note1
CMRR2
V
IN
= -20dB, f=1kHz
-
80
-
dB
5V REGULATOR PART
Regulator Output Voltage
Vreg
I
L
= 100mA
4.75
5
5.25
V
Load Regulation
DV
R1
I
L
= 0
200mA
-40
0
+10
mV
Line Regulation
DV
CC
I
L
=200mA, V
CC
=6V
9V
-20
0
+30
mV
Reset On Voltage
Reson
-
-
-
0.5
V
Reset Off Voltage
Resoff
-
2
-
-
V
TRAY, CHANGER DRIVER PART(R
L
=45
)
)
)
)
Input High Level Voltage
V
IH
-
2
-
-
V
Input Low Level Voltage
V
IL
-
-
-
0.5
V
Output Voltage 1
V
O1
V
CC
=8V, V
CTL
=3.5V, R
L
=8
5.3
5.6
5.9
V
Output Voltage 2
V
O2
V
CC
=8V, V
CTL
=3.5V, R
L
=45
5.2
6.0
6.8
V
Output Voltage 3
V
O3
V
CC
=13V, V
CTL
=4.5V, R
L
=45
7.5
8.5
9.5
V
Output Load Regulation
DV
R1
-
-
300
700
mV
Output Offset Voltage 1
V
OO1
V
IN
=5V, 5V
-10
-
+10
mV
Output Offset Voltage 2
V
OO2
V
IN
=0V, 0V
-10
-
+10
mV
FAN8004
Application Information
1. Reference Input & Mute
/
89$ ,
!$!
, $
!$!
!$6.$'
!$
:
, ;
!$0, !!
"
" $6 6
+<&=
8'(<&=&
>4<&='
2$
!$
-
", $ $
!
0, !!
"
'
2. Separated Channel Mute Function
, !
$
,
$,
$ !
'
3,
, $ !
!
++0+*
+ ,", 0, $ $
,, $!$$$
'
3,
, " , $ !
!
++0+*
+ 0, $ $!!
$!$$!
%'
:, ,! ! $ 6 ?(
0,
, , ,$
#$
, $!$$
$
'
$ 0+!
+0+$
!$!
'
$ *!
+**$
!$!
'
$ !
++$
!$!
'
3. Protection Function
, ,$
#
:, ,! ! $ 6 ?(
0,
, , ,$
#$
, $!$$
$ ', #$ ! $ ,% 6$+(
'
-
" .$-&
" !
&/
:
"
$ ! ,
66%, $
-&
&/0,
, ! $!!%"
6 *'(<&=6 +5<&='
4. Regulator & Reset Function
, "$
$ $
"$ '
, >+'
, ;
$!
,
0@#??+
!06$**<=', !$
!!
,$
, "
! $ , '
, "$$!$" !
'
&$>+
+'(>(<&=, >+
3,
, " !
& (<&=0 "$$!$" !
(<&=0
5<&=0, $!$"
!
5<&='
All Mute On Voltage
Below 0.5[V]
Mute Function Operation
All Mute Off Voltage
Above 2.0[V]
Normal Operation
FAN8004
Figure 1. Regulator circuit
5. Focus, Tracking Actuator, Spindle, Sled Motor Drive Part
, " 0& ,
" "
6%, ;
6" !
8'
,
!$"
&
,$",!
+0(05
? 6%, 2/!
>
,
,
,'
, ,!
$ , $
$ ,
6
,
!$"
, 6%
"
',
$
!
$
A
:
:
, $!$! '3, $!$! 2/+0*"
+>
+'
:%$
,
" , "
0,
!$6$ !
6 $
'
, $!$" , 6
'
FAN8004
44
-
2.5V
40 41
39
VCC
KSB772
REG OUT
33
F
Vreset
R1
R2
-
-
-
+
-
M
46
1 4
9 12
48 3
8 11
2
5 10 47
Vin
BF
Vref
R ref1
AP1
Rfeed1
-
LEVEL
SHIFT
Rref 2
IC
Vr
Rref2
AP2
AP3
Rfeed2
Rfeed2
FAN8004
, 6" & ;!
6 B
6. Tray, Change Motor Drive Part
,
6%3!
0
9&!
(
!$'
.
Where Vris (V
CC
-Vbe) / 2 = 3.65V (at V
CC
= 8V)
#!
, ;$C$ 6
,
$
,, !
*!
'
:, C$ , 0,
, !!
" !
*5<&='
3,
!
0, !!
" , !
*6
5
&'
20!
0, !!
" , !
*6
(&'
,:D!!
;$" 8&,
&
4&'
E$$
$ , !!
" 6 ('4&,
&4&0
*&,
&
(&'
INPUT
OUTPUT
FWD
REV
OUT 1
OUT 2
State
H
H
Vr
Vr
Brake
H
L
H
L
Forward
L
H
L
H
Reverse
L
L
Vr
Vr
Brake
Vr
V
CC
V
BE
2
---------------------------- V
[ ]
=
M
26
27
13
14
15
out 1
out 2
D
LEVEL SHIFT
M.S.C
S.W
D
CTL
IN
FWD
REV
IN
FAN8004
Typical Performance Characteristics
Total circuit
Focus, Tracking, Spindle, Sled drive part
Icc(mA)
Vcc(V)
<Vcc vs Icc>
Vcc=Var.
Temp=25
C
Icc(mA)
Temp(
C)
<Temp vs Icc>
Vcc=8V
Temp= Var.
Vom(V)
Avf(dB)
<Vcc vs Vom>
Vcc=Vari.
Temp=25
C
RL=8
Vcc(V)
Avf(dB)
<Vcc vs Avf>
Vcc=Var.
Temp=25
C
RL=8
Vin=0.1Vrms
f=1KHz
Vcc(V)
Vout(V)
<Vin vs Vout>
Vin(V)
Vcc=8V
Temp=25
C
RL=8
Vin= Var.
Temp (
C)
vcc=8V
temp= Var.
RL=8
Vin=0.1Vrms
f=1KHz
<Temp vs Avf>
FAN8004
Typical Performance Characteristics
(Continued)
Tray Drive Part
Vom(V)
<Temp vs Vom>
Temp (
C)
vcc=8V
temp= Var.
RL=8
Vo (V)
<Vcc vs Vo>
Vcc=Var.
Temp=25
C
RL=45
Vin=5V/0V
Vctl=3.5V
Vcc(V)
Vo (V)
<Temp vs Vo>
Temp (
C)
vcc=8V
temp= Var.
RL=45
Vin=5V/0V
Vctl=3.5V
Vo (V)
<Vctl vs Vo>
Vcc=8V
Temp=25
C
RL=45
Vin= 5V/0V
Vctl= Var.
Vctl(V)
Vo (V)
<Vctl vs Vo>
Vcc=8V
Temp=25
C
RL=8
Vin= 5V/0V
Vctl= Var.
Vctl(V)
FAN8004
Typical Performance Characteristics
(Continued)
Regulator Part
Normal OP-AMP Part
<Vcc vs Vreg>
Vcc=Var.
Temp=25
C
IL=100mA
Vcc(V)
Vreg (V)
<Temp vs Vreg>
Temp (
C)
vcc=8V
temp= Var.
IL=100mA
Vreg (V)
Isou1(mA)
<Vcc vs Isource>
Vcc=Var.
Temp=25
C
RL=50
Isink1(mA)
Vcc(V)
<Vcc vs Isink>
Vcc=Var.
Temp=25
C
RL=50
GVo1(dB)
<Vcc vs Open loop voltage gain>
Vcc=Var.
Temp=25
C
RL=1K
Vin=100uVp_p
f=1KHz
Vcc(V)
Vcc(V)
Isou1(mA)
<Temp vs Isource >
Temp (
C)
vcc=8V
temp= Var.
RL=50
FAN8004
#
#
#
#
Typical Performance Characteristics
(Continued)
Input Op-Amp Part
Temp (
C)
vcc=8V
temp= Var.
RL=50
<Temp vs Isink >
Isink1(mA)
Isou2(uA)
Vcc(V)
<Vcc vs Isource>
Vcc=Var.
Temp=25
C
RL=1 k
Vcc(V)
<Vcc vs Isink>
Vcc=Var.
Temp=25
C
RL=1 k
Isink2(uA)
Vcc(V)
<Vcc vs Open loop voltage gain >
Vcc=Var.
Temp=25
C
RL=1 k
GVo2(uA)
FAN8004
Test Circuit
43
37
38
39
40
41
42
44
45
46
48
9
10
11
12
8
7
6
5
4
1
2
3
13
14
15
16
17
18
19
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
OPIN (+
OPIN (-)
OPOUT
OPIN (+)
OPIN (-)
OPOUT
OPIN (+)
OPIN (-)
OPOUT
OPIN (+)
OPIN (-)
OPOUT
KSB772
REG OUT
33
F
Ripple
All
Vref
2.5V mute
20
RL
RL
RL
IL
RL
IL
CTL FWD REV
!
!
!
!
RL
100
F
OPIN(+
OPIN(-)
OPOUT
SW3
SW7
SW5
SW6
1
2
VCC
A
1M
!
!
!
!
VCC
2
1
1M
B
D
50
1k
1
2
3
4
10
F
opamp part
1
2
1
FAN8004
100
F
Vreset
47
20
O
P
I
N
(+)
O
P
I
N
-
O
P
O
U
T
IL
OUT1
IN2.1
IN2.2
OUT2
IN3.1
GND
GND
IN3.2
OUT3
IN4.1
IN4.2
OUT4
DO2.2
PGND
DO3.1
DO3.2
GND
GND
DO4.1
DO4.2
DO5.1
DO5.2
OUT1
PVCC1
CTL1
FW
D1
REV1
SGND
OPOUT
GND
MUTE3
MUTE4
OPI
N
(
-
)
GND
OPI
N
(
+
)
MUTE1, 2
DO1
.
2
DO1
.
1
GND
REG050
REG50
PVCC2
GND
RES50
IN
1
.
2
IN
1
.
1
REF
SVCC
FAN8004
Typical Application Circuit
*+,%-)+.++,
Notes:
Cont: Controlle
TY: Tray
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
26
27
28
29
30
31
32
33
34
35
36
37
38
"
"
"
"
41
42
43
44
45
46
47
KSB772
REG OUT
Vreset
33
F
TRACKING
FOCUS
SPINDLE
SLED
TRAY
M
M
M
FOCUS
MUTE
TRACKING
MUTE
SPINDLE
MUTE
SLED
MUTE
CONT
TY
TRAY
INPUT
REF &
ALL
MUTE
FOCUS
INPUT
TRACKING
INPUT
SPINDLE
INPUT
SLED
INPUT
[ SERVO PRE AMP ]
[ CONTROLLER ]
25
39
40
48
VCC
DO1
.
2
DO1
.
1
GND
REG050
REG50
PVCC2
GND
RES50
IN
1
.
2
IN
1
.
1
REF
SVCC
OUT1
IN2.1
IN2.2
OUT2
IN3.1
GND
GND
IN3.2
OUT3
IN4.1
IN4.2
OUT4
DO2.2
PGND
DO3.1
DO3.2
GND
GND
DO4.1
DO4.2
DO5.1
DO5.2
OUT1
PVCC1
CTL1
FW
D1
REV1
SGND
OPOUT
GND
MUTE3
MUTE4
O
P
I
N
(-)
GND
OPI
N
(
+
)
MUTE1, 2
FAN8004
Typical Application Circuit
/011&0%,'+%.2+&+,
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
26
27
28
29
30
31
32
33
34
35
36
37
38
"
"
"
"
41
42
43
44
45
46
47
KSB772
REG OUT
Vreset
33
F
TRACKING
FOCUS
SPINDLE
SLED
TRAY
M
M
M
FOCUS
MUTE
TRACKING
MUTE
SPINDLE
MUTE
SLED
MUTE
CONT
TY
TRAY
INPUT
[ SERVO PRE AMP ]
[ CONTROLLER ]
FAN8004
25
39
40
48
VCC
DO1
.
2
DO1
.
1
GND
REG050
REG50
PVCC2
GND
RES50
IN
1
.
2
IN
1
.
1
REF
SVCC
OUT1
IN2.1
IN2.2
OUT2
IN3.1
GND
GND
IN3.2
OUT3
IN4.1
IN4.2
OUT4
CTL1
FW
D1
REV1
SGND
OPOUT
GND
MUTE3
MUTE4
O
P
I
N
(-)
GND
OPI
N
(
+
)
MUTE1, 2
DO2.2
PGND
DO3.1
DO3.2
GND
GND
DO4.1
DO4.2
DO5.2
DO5.,1
DO2.1
PVCC1
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
PWM7
PWM8
FOCUS TRACKING SPINDLE SLED
FAN8004
FAN8004
12/26/02 0.0m 001
Stock#DSxxxxxxxx
2002 Fairchild Semiconductor Corporation
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES
OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body,
or (b) support or sustain life, and (c) whose failure to
perform when properly used in accordance with
instructions for use provided in the labeling, can be
reasonably expected to result in a significant injury of the
user.
2. A critical component in any component of a life support
device or system whose failure to perform can be
reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER
DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
PDF 
ZIP