ChipFind - документация

Электронный компонент: FAN8005D2

Скачать:  PDF   ZIP
2001 Fairchild Semiconductor Corporation
www.fairchildsemi.com
Rev. 1.0.2
Features
3-Channel BTL (Balanced transformer-less) driver
Built-in variable regulator with reset (Series-REG)
Built-in thermal shutdown circuit
Built-in power save circuit
Built-in general OP-amp
Operating supply voltage: 4.5V ~ 5.5V
Corresponds to 3.3V or 5V DSP
Description
The FAN8005D2 is a monolithic integrated circuit, suitable
for a 3-ch motor driver which drives focus actuator, tracking
actuator, and sled motor of a CD-media system.
28-SSOPH-300
FAN8005D2
3-CH Motor Driver
Typical Applications
Compact disk player
Digital video disk player
Compact disk ROM
Ordering Information
Device
Package
Operating Temp.
FAN8005D2
28-SSOPH-300
-
35
C ~ +85
C
FAN8005D2TF 28-SSOPH-300
-
35
C ~ +85
C
FAN8005D2
2
Pin Assignments
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
REF
IN
.
1
IN
.2
OUT
1
IN
2
.2
OUT
2
IN
2
.
1
SGND
PS
VM
12
DO2+
DO2
-
DO1+
DO1
-
VCC
IN
3
.
1
IN
3
.2
OUT3
VM3
VREGX
REGOX
RESX
DO3+
DO3
-
PGND
FIN(GND)
FIN(GND)
FAN8005D2
OPOUT
OPI
N
+
OPI
N
-
FAN8005D2
3
Pin Definitions
Pin Number
Pin Name
I/O
Pin Function Descrition
1
REF
I
Bias voltage input
2
IN1.1
I
Op-amp CH1 input (+)
3
IN1
.2
I
Op-amp CH1 input (
-
)
4
OUT1
O
Op-amp CH1 output
5
IN2.1
I
Op-amp CH2 input (+)
6
IN2
.2
I
Op-amp CH2 input (
-
)
7
OUT2
O
Op-amp CH2 output
8
SGND
-
Signal ground
9
VM12
-
BTL CH1, 2 supply voltage
10
PS
I
Power save
11
DO2+
O
Drive2 output (+)
12
DO2
-
O
Drive2 output (
-
)
13
DO1+
O
Drive1 output (+)
14
DO1
-
O
Drive1 output (
-
)
15
PGND
-
Power ground
16
DO3
-
O
Drive3 output (
-
)
17
DO3+
O
Drive3 output (+)
18
RESX
I
Regulator reset
19
VREGX
O
Op-amp output
20
VM3
-
BTL CH3 supply voltage
21
REGOX
I
Op-amp input(
+
)
22
OPIN
-
I
Op-amp input (
-
)
23
OPIN
+
I
Op-amp input (
+
)
24
OPOUT
O
Op-amp output
25
OUT3
O
Op-amp CH3 output
26
IN3
.
2
I
Op-amp CH3 input (
-
)
27
IN3.1
I
Op-amp CH3 input (+)
28
VCC
-
Supply voltage
FAN8005D2
4
Internal Block Diagram
+
-
VCC
OPOUT
OPI
N
+
OPI
N
-
REGOX
VM3
VREGX
RESX
DO3(
+
)
DO3(
-
)
PGND
REF
IN
1
.
1
IN
1
.2
OUT1
SGND
VM12
PS
DO2(
+
)
DO2(
-
)
DO1(
+
)
DO1(
-
)
+
-
-
-
+
+
-
+
-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
+
-
+
-
+
-
-
+
-
+
-
+
-
+
-
+
-
+
-
+
+
-
+
-
TSD
REGULATOR
+
-
+
-
+
-
10k
LEVEL
SHIFT
10k
10k
10k
10k
20k
10k
10k
10k
10k
10
k
10
k
10k
10k
10k
10k
10k
10k
50k
50k
VM12
VM3
VM12
LEVEL
SHIFT
IN
3
.
1
IN
3
.2
OUT3
+ -
+
-
-
+
+
-
IN
2
.
1
IN
2
.2
OUT2
FIN
(GND)
(GND)
FIN
FAN8005D2
5
Equivalent Circuits
Error amp input
Power save input
Error amp output
Signal reference input
Power output
Regulator reset
26
50
50
3
6
27
2
5
10
50k
50k
50
4
6
50
25
0.2k
50
1
11
12
13
14
16
17
18
50k
30k
50