ChipFind - документация

Электронный компонент: FDU6512A

Скачать:  PDF   ZIP
November 2001
2001 Fairchild Semiconductor Corp.
FDD6512A/FDU6512A Rev B (W)
FDD6512A/FDU6512A
20V N-Channel PowerTrench
MOSFET
General Description
This N-Channel MOSFET has been designed
specifically to improve the overall efficiency of DC/DC
converters using either synchronous or conventional
switching PWM controllers. It has been optimized for
low gate charge, low R
DS( ON)
, fast switching speed and
extremely low R
DS(ON)
in a small package.
Applications
DC/DC converter
Motor drives
Features
36 A, 20 V
R
DS(ON)
= 21 m
@ V
GS
= 4.5 V
R
DS(ON)
= 31 m
@ V
GS
= 2.5 V
Low gate charge (12 nC typical)
Fast switching
High performance trench technology for extremely
low R
DS(ON)
G
S
D
TO-252
D-PAK
(TO-252)
G D S
I-PAK
(TO-251AA)
S
G
D
Absolute Maximum Ratings
T
A
=25
o
C unless otherwise noted
Symbol
Parameter
Ratings
Units
V
DSS
Drain-Source Voltage
20
V
V
GSS
Gate-Source Voltage
12
V
I
D
Continuous Drain Current @T
C
=25C
(Note 3)
36
A
@T
A
=25C
(Note 1a)
10.7
Pulsed
(Note 1a)
100
Power Dissipation
@T
C
=25C
(Note 3)
43
@T
A
=25C
(Note 1a)
3.8
P
D
@T
A
=25C
(Note 1b)
1.6
W
T
J
, T
STG
Operating and Storage Junction Temperature Range
55 to +175
C
Thermal Characteristics
R
JC
Thermal Resistance, Junction-to-Case
(Note 1)
3.5
C/W
R
JA
Thermal Resistance, Junction-to-Ambient
(Note 1a)
40
C/W
R
JA
Thermal Resistance, Junction-to-Ambient
(Note 1b)
96
C/W
Package Marking and Ordering Information
Device Marking
Device
Package
Reel Size
Tape width
Quantity
FDD6512A
FDD6512A
D-PAK (TO-252)
13''
12mm
2500 units
FDU6512A
FDU6512A
I-PAK (TO-251)
Tube
N/A
75
FDD6512A/FDU6512A
FDD6512A/FDU6512A Rev. B (W)
D
R
P
DS(ON)
Electrical Characteristics
T
A
= 25C unless otherwise noted
Symbol
Parameter
Test Conditions
Min
Typ
Max Units
Drain-Source Avalanche Ratings
(Note 2)
E
AS
Drain-Source Avalanche Energy
Single Pulse, V
DD
= 10 V, I
D
=10A
90
mJ
I
AS
Drain-Source Avalanche Current
10
A
Off Characteristics
BV
DSS
DrainSource Breakdown Voltage
V
GS
= 0 V, I
D
= 250
A
20
V
BV
DSS
T
J
Breakdown Voltage Temperature
Coefficient
I
D
= 250
A,Referenced to 25
C
14
mV/
C
I
DSS
Zero Gate Voltage Drain Current
V
DS
= 16 V,
V
GS
= 0 V
10
A
I
GSSF
GateBody Leakage, Forward
V
GS
= 12 V,
V
DS
= 0 V
100
nA
I
GSSR
GateBody Leakage, Reverse
V
GS
= 12 V,
V
DS
= 0 V
100
nA
On Characteristics
(Note 2)
V
GS(th)
Gate Threshold Voltage
V
DS
= V
GS
, I
D
= 250
A
0.6
0.8
1.5
V
V
GS(th)
T
J
Gate Threshold Voltage
Temperature Coefficient
I
D
= 250
A, Referenced to 25
C
3.2
mV/
C
R
DS(on)
Static DrainSource
OnResistance
V
GS
= 4.5 V, I
D
= 10.7 A
V
GS
= 2.5 V, I
D
= 9.1 A
V
GS
= 4.5 V, I
D
= 10.7 A, T
J
=125
C
16
21
22
21
31
29
m
I
D(on)
OnState Drain Current
V
GS
= 4.5 V,
V
DS
= 5 V
50
A
g
FS
Forward Transconductance
V
DS
= 5 V,
I
D
= 10.7 A
50
S
Dynamic Characteristics
C
iss
Input Capacitance
1082
pF
C
oss
Output Capacitance
277
pF
C
rss
Reverse Transfer Capacitance
V
DS
= 10 V,
V
GS
= 0 V,
f = 1.0 MHz
130
pF
Switching Characteristics
(Note 2)
t
d(on)
TurnOn Delay Time
8
16
ns
t
r
TurnOn Rise Time
8
16
ns
t
d(off)
TurnOff Delay Time
24
38
ns
t
f
TurnOff Fall Time
V
DD
= 10 V,
I
D
= 1 A,
V
GS
= 4.5 V,
R
GEN
= 6
8
16
ns
Q
g
Total Gate Charge
12
19
nC
Q
gs
GateSource Charge
2
nC
Q
gd
GateDrain Charge
V
DS
= 10V,
I
D
= 10.7 A,
V
GS
= 4.5 V
3
nC
DrainSource Diode Characteristics and Maximum Ratings
I
S
Maximum Continuous DrainSource Diode Forward Current
2.3
A
V
SD
DrainSource Diode Forward Voltage
V
GS
= 0 V,
I
S
= 2.3 A
(Note 2)
0.72
1.2
V
Notes:
1. R
JA
is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. R
JC
is guaranteed by design while R
CA
is determined by the user's board design.
a) R
JA
= 40C/W when mounted on a
1in
2
pad of 2 oz copper
b) R
JA
= 96C/W when mounted
on a minimum pad.
Scale 1 : 1 on letter size paper
2. Pulse Test: Pulse Width < 300
s, Duty Cycle < 2.0%
3. Maximum current is calculated as:
where P
D
is maximum power dissipation at T
C
= 25C and R
DS(on)
is at T
J(max)
and V
GS
= 10V. Package current limitation is 21A
FDD6512A/FDU6512A
FDD6512A/FDU6512A Rev. B (W)
Typical Characteristics
0
5
10
15
20
25
30
0
0.5
1
1.5
2
2.5
3
V
DS
, DRAIN-SOURCE VOLTAGE (V)
I
D
, DRAIN CURRENT (A)
3.0V
3.5V
2.5V
2.0V
V
GS
= 4.5V
0.5
1
1.5
2
2.5
0
5
10
15
20
25
30
I
D
, DRAIN CURRENT (A)
R
DS(ON)
, NORMALIZED
DRAIN-SOURCE ON-RESISTANCE
V
GS
= 2.0V
3.5V
3.0V
4.0V
4.5V
2.5V
Figure 1. On-Region Characteristics
Figure 2. On-Resistance Variation with
Drain Current and Gate Voltage
0.6
0.8
1
1.2
1.4
1.6
1.8
-50
-25
0
25
50
75
100
125
150
175
T
J
, JUNCTION TEMPERATURE (
o
C)
R
DS(ON)
, NORMALIZED
DRAIN-SOURCE ON-RESISTANCE
I
D
= 10.7A
V
GS
= 4.5V
0
0.01
0.02
0.03
0.04
0.05
0.06
0.07
1
2
3
4
5
V
GS
, GATE TO SOURCE VOLTAGE (V)
R
DS(ON)
, ON-RESISTANCE (OHM)
I
D
= 5.4 A
T
A
=
125
o
C
T
A
= 25
o
C
Figure 3. On-Resistance Variation
withTemperature
Figure 4. On-Resistance Variation with
Gate-to-Source Voltage
0
5
10
15
20
25
30
0.5
1
1.5
2
2.5
3
V
GS
, GATE TO SOURCE VOLTAGE (V)
I
D
, DRAIN CURRENT (A)
T
A
= -55
o
C
25
o
C
125
o
C
V
DS
= 5V
0.0001
0.001
0.01
0.1
1
10
100
0
0.2
0.4
0.6
0.8
1
1.2
V
SD
, BODY DIODE FORWARD VOLTAGE (V)
I
S
, REVERSE DRAIN CURRENT (A)
T
A
= 125
o
C
25
o
C
-55
o
C
V
GS
= 0V
Figure 5. Transfer Characteristics
Figure 6. Body Diode Forward Voltage Variation
with Source Current and Temperature
FDD6512A/FDU6512A
FDD6512A/FDU6512A Rev. B (W)
Typical Characteristics
0
1
2
3
4
5
0
2
4
6
8
10
12
14
Q
g
, GATE CHARGE (nC)
V
GS
, GATE-SOURCE VOLTAGE (V)
I
D
= 10.7A
V
DS
= 5V
15V
10V
0
300
600
900
1200
1500
1800
0
4
8
12
16
20
V
DS
, DRAIN TO SOURCE VOLTAGE (V)
CAPACITANCE (pF)
C
ISS
C
RSS
C
OSS
f = 1MHz
V
GS
= 0 V
Figure 7. Gate Charge Characteristics
Figure 8. Capacitance Characteristics
0.01
0.1
1
10
100
1000
0.1
1
10
100
V
DS
, DRAIN-SOURCE VOLTAGE (V)
I
D
,
DR
AIN
CU
RR
EN
T
(A)
DC
10s
1s
100ms
100
s
R
DS(ON)
LIMIT
V
GS
= 10V
SINGLE PULSE
R
JA
= 96
o
C/W
T
A
= 25
o
C
10ms
1ms
0
50
1 0 0
1 5 0
2 0 0
0 . 0 0 1
0.01
0.1
1
10
1 0 0
t
1
, T I M E ( s e c )
P(pk), PEAK TRANSIENT POWER (W)
S I N G L E P U L S E
R
J A
= 9 6 C / W
T
A
= 2 5 C
Figure 9. Maximum Safe Operating Area
Figure 10. Single Pulse Maximum
Power Dissipation
0.0001
0.001
0.01
0.1
1
10
100
300
0.0001
0.001
0.01
0.1
1
t , TIME (sec)
TRANSIENT THERMAL RESISTANCE
1
Single Pulse
D = 0.5
0.1
0.05
0.02
0.01
0.2
r(t), NORMALIZED EFFECTIVE
Duty Cycle, D = t / t
1
2
R (t) = r(t) * R
R = 96C/W
JA
JA
JA
T - T = P * R (t)
JA
A
J
P(pk)
t
1
t
2
Figure 11. Transient Thermal Response Curve
Thermal characterization performed using the conditions described in Note 1b.
Transient thermal response will change depending on the circuit board design.
FDD6512A/FDU6512A
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER
NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD
DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT
OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT
RIGHTS, NOR THE RIGHTS OF OTHERS.
TRADEMARKS
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is
not intended to be an exhaustive list of all such trademarks.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, or (c) whose
failure to perform when properly used in accordance
with instructions for use provided in the labeling, can be
reasonably expected to result in significant injury to the
user.
2. A critical component is any component of a life
support device or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification
Product Status
Definition
Advance Information
Preliminary
No Identification Needed
Obsolete
This datasheet contains the design specifications for
product development. Specifications may change in
any manner without notice.
This datasheet contains preliminary data, and
supplementary data will be published at a later date.
Fairchild Semiconductor reserves the right to make
changes at any time without notice in order to improve
design.
This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
This datasheet contains specifications on a product
that has been discontinued by Fairchild semiconductor.
The datasheet is printed for reference information only.
Formative or
In Design
First Production
Full Production
Not In Production
OPTOLOGICTM
OPTOPLANARTM
PACMANTM
POPTM
Power247TM
PowerTrench
QFETTM
QSTM
QT OptoelectronicsTM
Quiet SeriesTM
SILENT SWITCHER
FAST
FASTrTM
FRFETTM
GlobalOptoisolatorTM
GTOTM
HiSeCTM
ISOPLANARTM
LittleFETTM
MicroFETTM
MicroPakTM
MICROWIRETM
Rev. H4
ACExTM
BottomlessTM
CoolFETTM
CROSSVOLTTM
DenseTrenchTM
DOMETM
EcoSPARKTM
E
2
CMOS
TM
EnSigna
TM
FACTTM
FACT Quiet SeriesTM
SMART STARTTM
STAR*POWERTM
StealthTM
SuperSOTTM-3
SuperSOTTM-6
SuperSOTTM-8
SyncFETTM
TinyLogicTM
TruTranslationTM
UHCTM
UltraFET
STAR*POWER is used under license
VCXTM