ChipFind - документация

Электронный компонент: FIN1532M

Скачать:  PDF   ZIP
www.docs.chipfind.ru
background image
2001 Fairchild Semiconductor Corporation
DS500504
www.fairchildsemi.com
December 2001
Revised December 2001
FI
N1532 5V
L
V
DS 4-Bi
t High Speed D
i
f
f
er
enti
al Recei
ver
FIN1532
5V LVDS 4-Bit High Speed Differential Receiver
General Description
This quad receiver is designed for high speed intercon-
nects utilizing Low Voltage Differential Signaling (LVDS)
technology. The receiver translates LVDS levels, with a typ-
ical differential input threshold of 100 mV, to LVTTL signal
levels. LVDS provides low EMI at ultra low power dissipa-
tion even at high frequencies. This device is ideal for high
speed transfer of clock and data.
The FIN1532 can be paired with its companion driver, the
FIN1531, or any other LVDS driver.
Features
s
Greater than 400Mbs data rate
s
5V power supply operation
s
0.5 ns maximum differential pulse skew
s
3 ns maximum propagation delay
s
Low power dissipation
s
Power-Off protection for inputs and outputs
s
Fail safe protection for open-circuit, shorted and termi-
nated receiver inputs
s
Meets or exceeds the TIA/EIA-644 LVDS standard
s
Pin compatible with equivalent RS-422
and PECL devices
s
16-Lead SOIC and TSSOP packages save space
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pin Descriptions
Function Table
H
=
HIGH Logic Level
L
=
LOW Logic Level
X
=
Don't Care
Z
=
High Impedance
Fail Safe
=
Open, Shorted, Terminated
Connection Diagram
Top View
Order Number
Package Number
Package Description
FIN1532M
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
FIN1532MTC
MTC16
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Name
Description
R
OUT1
, R
OUT2
, R
OUT3
, R
OUT4
LVTTL Data Outputs
R
IN1
+
, R
IN2
+
, R
IN3
+
, R
IN4
+
Non-inverting LVDS Inputs
R
IN1
-
, R
IN2
-
, R
IN3
-
, R
IN4
-
Inverting LVDS Inputs
EN
Driver Enable Pin
EN
Inverting Driver Enable Pin
V
CC
Power Supply
GND
Ground
Input
Outputs
EN
EN
R
IN
+
R
IN
+
R
OUT
H
X
H
L
H
H
X
L
H
L
H
X
Fail Safe Condition
H
X
L
H
L
H
X
L
L
H
L
X
L
Fail Safe Condition
H
L
H
X
Z
background image
www.fairchildsemi.com
2
FIN1532
Absolute Maximum Ratings
(Note 1)
Recommended Operating
Conditions
Note 1: The "Absolute Maximum Ratings": are those values beyond which
damage to the device may occur. The databook specifications should be
met, without exception, to ensure that the system design is reliable over its
power supply, temperature and output/input loading variables. Fairchild
does not recommend operation of circuits outside databook specification.
DC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified
Note 2: All typical values are at T
A
=
25
C and with V
CC
=
5V.
Supply Voltage (V
CC
)
-
0.5 V to
+
6 V
DC Input Voltage (V
IN
)
Enable Inputs
-
0.5 V to
+
6 V
Receiver Inputs
-
0.5 V to
+
6 V
DC Output Voltage (V
OUT
)
-
0.5 V to
+
6 V
DC Output Current (I
O
)
16 mA
Storage Temperature Range (T
STG
)
-
65
C to
+
150
C
Max Junction Temperature (T
J
)
150
C
Lead Temperature (T
L
)
(Soldering, 10 seconds)
260
C
ESD (Human Body Model)
8000 V
ESD (Machine Model)
300 V
Supply Voltage (V
CC
)
4.5 V to 5.5 V
Input Voltage (V
IN
)
Enable Inputs
0 to V
CC
Receiver Inputs
0 to 2.4 V
Magnitude of Differential Voltage
(|V
ID
|)
100 mV to 600 mV
Common-mode Input Voltage
(V
IC
)
|V
ID
|/2 to (2.4
-
|V
ID
|/2)
Operating Temperature (T
A
)
-
40
C to
+
85
C
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
(Note 2)
V
TH
Differential Input Threshold HIGH
V
IC
=
+
1.2V, See Figure 1
100
mV
V
TL
Differential Input Threshold LOW
V
IC
=
+
1.2V, See Figure 1
-
100
mV
I
IN
Input Current EN or EN
V
IN
=
0V or V
CC
, V
CC
=
5.5 or 0V
20
A
Input Current Receiver Inputs
V
IN
=
0V or 2.4 V, V
CC
=
5.5 or 0V
20
A
V
IH
Input High Voltage (EN or EN)
2.0
V
CC
V
V
IL
Input Low Voltage (EN or EN)
GND
0.8
V
V
OH
Output HIGH Voltage
I
OH
=
-
100
A
V
CC
-
0.2
4.98
V
I
OH
=
-
8 mA
3.8
4.68
V
OL
Output LOW Voltage
I
OH
=
100
A
0.01
0.2
V
I
OL
=
8 mA
0.22
0.5
V
IK
Input Clamp Voltage
I
IK
=
-
18 mA
-
1.5
-
0.8
V
I
OZ
Disabled Output Leakage Current
EN
=
0.8 and EN
=
2V, V
OUT
=
5.5V or 0V
20
A
I
O(OFF)
Power-OFF Output Current
V
OUT
=
0V or 5.5V, V
CC
=
0V
50
A
I
OS
Output Short Circuit Test
Receiver Enabled, V
OUT
=
0V
-
15
-
100
mA
(one output shorted at a time)
I
CCZ
Disabled Power Supply Current
Receiver Disabled
1.2
5
mA
I
CC
Power Supply Current
Receiver Enabled, R
IN
+
=
1V and R
IN
-
=
1.4V
11
17
mA
Receiver Enabled, R
IN
+
=
1.4V and R
IN
-
=
1V
15
23
I
PU/PD
Output Power Up/Power Down
V
CC
=
0V to 2.0V
20
A
High Z Leakage Current
C
IN
Input Capacitance
5.5
pF
C
OUT
Output Capacitance
4.5
pF
background image
3
www.fairchildsemi.com
FI
N1532
AC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified
Note 3: All typical values are at T
A
=
25
C and with V
CC
=
5V.
Note 4: t
SK(LH)
, t
SK(HL)
is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direc-
tion.
Note 5: t
SK(PP)
is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction
(either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.
Note 6: f
MAX
Criteria: Input t
R
=
t
F
<
1 ns, V
ID
=
300 mV, (1.05V to 1.35V pp), 50% duty cycle; Output duty cycle 40% to 60%, V
OL
<
0.5V, V
OH
>
2.4V.
All channels switching in phase.
Note A: All input pulses have frequency
=
10 MHz, t
R
or t
F
=
1 ns
Note B: C
L
includes all probe and jig capacitances
FIGURE 1. Differential Receiver Voltage Definitions and Propagation Delay
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
(Note 3)
t
PLH
Propagation Delay
1.0
2.0
3.0
ns
LOW-to-HIGH
t
PHL
Propagation Delay
1.0
2.0
3.0
ns
HIGH-to-LOW
|V
ID
|
=
400 mV, C
L
=
10 pF, R
L
=
1k
t
TLH
Output Rise Time (20% to 80%)
See Figure 1 and Figure 2
1.3
ns
t
THL
Output Fall Time (80% to 20%)
1.1
ns
t
SK(P)
Pulse Skew |t
PLH
- t
PHL
|
0.2
0.5
ns
t
SK(LH)
,
Channel-to-Channel Skew
0.1
0.3
ns
t
SK(HL)
(Note 4)
t
SK(PP)
Part-to-Part Skew (Note 5)
1.0
ns
f
MAX
Maximum Operating Frequency
R
L
=
1k
, C
L
=
10 pF,
200
260
MHz
(Note 6)
See Figure 1 and Figure 2
t
ZH
LVTTL Output Enable Time from Z to HIGH R
L
=
1k
, C
L
=
10 pF,
8
12.0
ns
t
ZL
LVTTL Output Enable Time from Z to LOW
See Figure 3 and Figure 4
8
12.0
ns
t
HZ
LVTTL Output Disable Time from HIGH to Z
4
8.0
ns
t
LZ
LVTTL Output Disable Time from LOW to Z
4
8.0
ns
background image
www.fairchildsemi.com
4
FIN1532
FIGURE 2. LVDS Input to LVTTL Output AC Waveforms
Test Circuit for LVTTL Outputs
FIGURE 3. AC Loading Circuit for LVTTL Outputs
Voltage Waveforms Enable and Disable Times
Note A: C
L
includes probes and jig capacitance
Note B: All LVTTL input pulses have the following characteristics: Frequency
=
10 MHz, t
R
or t
F
=
2 ns
FIGURE 4. LVTTL Outputs Test Circuit and AC Waveforms
background image
5
www.fairchildsemi.com
FI
N1532
Physical Dimensions
inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A