DS07-13607-3E
FUJITSU SEMICONDUCTOR
DATA SHEET
16-bit Proprietary Microcontroller
CMOS
F
2
MC-16L MB90650A Series
MB90652A/653A/P653A/654A/F654A
s
DESCRIPTION
The MB90650A series are 16-bit microcontrollers designed for high speed real-time processing in consumer
product applications such as controlling celluar phones, CD-ROMs, or VTRs. Based on the F
2
MC
*1
-16L CPU
core, an F
2
MC-16L is used as the CPU. This CPU includes high-level language-support instructions and robust
task switching instructions, and additional addressing modes. In order to reduce the consumption current, dual-
clock (main/sub) is used. Furthermore, low consumption power supply is achieved by using stop mode, sleep
mode, watch mode, pseudo-watch mode, CPU intermittent operation mode.
Microcontrollers in this series have built-in peripheral resources including 10-bit A/D converter, 8-bit D/A
converter, UART, 8/16-bit PPG, 8/16-bit up/down counter/timer, I
2
C interface
*2
, 8/16-bit I/O timer (input capture,
output compare, and 16-bit free-run timer).
*1:F
2
MC stands for FUJITSU Flexible Microcontroller.
*2:Purchase of Fujitsu I
2
C components conveys a license under the Philips I
2
C Patent Rights to use these
components in an I
2
C system, provided that the system conforms to the I
2
C Standard Specification as defined
by Philips.
s
FEATURES
F
2
MC-16L CPU
Minimum execution time: 62.5 ns/4 MHz oscillation (Uses PLL clock multiplication) maximum multiplier = 4
Instruction set optimized for controller applications
Object code compatibility with F
2
MC-16(H)
(Continued)
s
PACKAGE
100-pin plastic LQFP
(FPT-100P-M05)
100-pin plastic QFP
(FPT-100P-M06)
2
MB90650A Series
(Continued)
Wide range of data types (bit, byte, word, and long word)
Improved instruction cycles provide increased speed
Additional addressing modes: 23 modes
High code efficiency
Access methods (bank access, linear pointer)
High precision operations are enhanced by use of a 32-bit accumulator
Extended intelligent I/O service (access area extended to 64 Kbytes)
Maximum memory space: 16 Mbytes
Enhanced high level language (C) and multitasking support instructions
Use of a system stack pointer
Enhanced pointer indirect instructions
Barrel shift instructions
Improved execution speed: Four byte instruction queue
Powerful interrupt function
Automatic data transfer function that does not use instruction (extended I
2
OS)
3
MB90650A Series
s
PRODUCT LINEUP
Notes: MB90V650A device is assured only when operate with the tools, under the condition of power supply
voltage: 2.7 V to 3.3 V, operating temparature: 0
C to 70
C and operating frequency: 1.5 MHz to 8MHz
For more information about each package, see seciton "PACKAGE DIMENSIONS".
MB90652A
MB90P653A
MB90V650A
MB90654A
MB90F654A
Classification
Mask ROM product
OTPROM product
For evaluation
Mask ROM
product
FLASH product
ROM size
64 Kbytes
128 Kbytes
--
256 Kbytes
RAM size
3 Kbytes
5 Kbytes
8 Kbytes
Power supply
voltage
2.2 V to 3.6 V
2.7 V to 5.5 V
2.2 V to 3.6 V
2.4 V to 3.6 V
CPU functions
The number of instructions:
340
Instruction bit length:
8/16 bits
Instruction length:
1 to 7 bytes
Data bit length:
1/4/8/16/32 bits
Minimum execution time:
62.5 ns/4 MHz (PLL multiplier = 4)
Interrupt processing time:
1.0
s/16 MHz (minimum)
Ports
I/O ports (N-channel open-drain):
4
I/O ports (CMOS):
75 (Input pull-up resistors available: 24/
Can be set as N-channel open-drain: 8)
Total:
79
A/D converter
Analog inputs : 8 channels
10-bit resolution
Conversion time : minimum
6.13
s/16 MHz
Analog inputs: 8 channels
10-bit resolution
Conversion time : minimum 12.25
s/8 MHz
Analog inputs : 8 channels
10-bit resolution
Conversion time : minimum
6.13
s/16 MHz
D/A converter
2 channels (independent),
8-bit resolution, R-2R type
8/16-bit up/down
counter/timer
16 bits
1 channel/8 bits
2 channels selectable
Includes reload and compare functions.
I
2
C interface
1 channel
Master mode/slave mode available
UART
1 channel
Clock synchronous communication
Clock asynchronous communication
I/O extended serial
interface
8 bits
2 channels
LSB-first or MSB-first operation selecable
8/16-bit PPG
8 bits
2 channels/16 bits
1 channel selectable
16-bit I/O timer
1 channel
(Input capture
2 channels, output compare
4 channels, and free-run timer
1 channel)
DTP/external
interrupt
8 inputs
Timer functions
Timebase timer (18-bit)/watchdog timer (18-bit)/watch timer (15-bit)
DTMF generator
Supports every ITU-T (CCITT) tone for output (Internal 16 MHz shall be used for
DTMF generator).
Low-power
consumption modes
CPU intermittent operation mode, sub clock mode, stop mode, sleep mode,
watch mode, pseudo-watch mode
PLL function
Selectable multiplier: 1/2/3/4
(Set a multiplier that does not exceed the assured operation frequency range.)
Other
--
V
PP
is shared with
the MD2 pin
(for EPROM
programming)
--
Package
FPT-100P-M05, FPT-100P-M06
PGA-256C-A02
FPT-100P-M05, FPT-100P-M06
MB90653A
Item
Part number
4
MB90650A Series
s
PIN ASSIGNMENT
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
RST
PA1/OUT1
PA0/OUT0
P97/IN1
P96/IN0
P95/ZIN1
P94/BIN1
P93/AIN1/IRQ7
P92/ZIN0
P91/BIN0
P90/AIN0/IRQ6
P67/PPG11
P66/PPG10
P65/CKOT
P64/PPG01
P63/PPG00
P62/SCK2
P61/SOT2
P60/SIN2
DTMF
P86/OUT3
P85/IRQ5
P84/IRQ4
P83/IRQ3
P82/IRQ2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
P22/A18
P23/A19
P24/A20
P25/A21
P26/A22
P27/A23
P30/ALE
P31/RD
V
SS
P32/WRL
P33/WRH
P34/HRQ
P35/HAK
P36/RDY
P37/CLK
P40/SIN0
P41/SOT0
P42/SCK0
P43/SIN1
P44/SOT1
V
CC
2
P45/SCK1
P46/ADTG
P47
P70/SDA
P71/SCL
P72
DVRH
DV
SS
P73/DA00
P74/DA01
AV
CC
AVRH
AVRL
AV
SS
P50/AN0
P51/AN1
P52/AN2
P53/AN3
V
SS
P54/AN4
P55/AN5
P56/AN6
P57/AN7
P80/IRQ0
P81/IRQ1
MD0
MD1
MD2
TEST
P21/A17
P20/A16
P17/AD15
P16/AD14
P15/AD13
P14/AD12
P13/AD11
P12/AD10
P11/AD09
P10/AD08
P07/AD07
P06/AD06
P05/AD05
P04/AD04
P03/AD03
P02/AD02
P01/AD01
P00/AD00
V
CC
1
X1
X0
V
SS
X0A
X1A
PA2/OUT2
(Top view)
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
(FPT-100P-M05)
PDF 
ZIP