HD74HC107
Dual J-K Flip-Flops (with Clear)
Description
This flip-flop is edge sensitive to the clock input and change state on the negative going transition of the
clock pulse. Each one has independent J, K, clock, and clear inputs and Q and
Q outputs. Clear is
independent of the clock and accomplished by a low level on the input.
Features
High Speed Operation: t
pd
(Clock to Q) = 19 ns typ (C
L
= 50 pF)
High Output Current: Fanout of 10 LSTTL Loads
Wide Operating Voltage: V
CC
= 2 to 6 V
Low Input Current: 1 A max
Low Quiescent Supply Current: I
CC
(static) = 2 A max (Ta = 25C)
Function Table
Inputs
Output
Clear
Clock
J
K
Q
Q
L
X
X
X
L
H
H
L
L
No change
H
L
H
L
H
H
H
L
H
L
H
H
H
Toggle
H
L
X
X
No change
H
H
X
X
No change
H
X
X
No change
PDF 
ZIP
