Document Outline
- General Description
- Features
- Block Diagram
- Pin Assignment
- Pin Descriptions
- Pin Characteristics
- Function Table
- Absolute Maximum Ratings
- Power Supply DC Characteristics
- 2.5V Power Supply DC Characteristics
- LVCMOS DC Characteristics
- 3.3V AC Characteristics
- 3.3V/2.5V AC Characteristics
- 2.5V AC Characteristics
- Parameter Measurement Information
- 3.3V Output Load AC Test Circuit Diagram
- 3.3V/2.5V Output Load AC Test Circuit Diagram
- 2.5V Output Load AC Test Circuit Diagram
- Output Skew Diagram
- Part-to-Part Skew Diagram
- Output Duty Cycle/Pulse Width/Period Diagram
- Propagation Delay Diagram
- Output Rise/Fall Time Diagram
- Reliability Information
- Transistor Count
- Package Outline
- Package Dimensions
- Ordering Information
- Revision History Sheet
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
1
Integrated
Circuit
Systems, Inc.
G
ENERAL
D
ESCRIPTION
The ICS8343-01 is a low skew, 1-to-16 LVCMOS/
LVTTL Fanout Buffer and a member of the
HiPerClockSTM family of High Performance Clock
Solutions from ICS. The ICS8343-01 single ended
clock input accepts LVCMOS or LVTTL input levels.
The ICS8343-01 operates at 3.3V, 2.5V and mixed 3.3V input and
2.5V supply modes over the commercial temperature range.
Guaranteed output and part-to-part skew characteristics make
the ICS8343-01 ideal for those clock distribution applications
demanding well defined performance and repeatability.
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
F
EATURES
16 LVCMOS/LVTTL outputs
1 LVCMOS/LVTTL clock input
CLK can accept the following input levels: LVCMOS, LVTTL
Maximum output frequency: 200MHz
Dual output enable inputs facilitates 1-to-16 or 1-to-8 input
to output modes
All inputs are 5V tolerant
Output skew: 250ps (maximum)
Part-to-part skew: 700ps (maximum)
Full 3.3V and 2.5V or mixed 3.3V core/2.5V operating supply
0C to 70C ambient operating temperature
Lead-Free package available
Industrial temperature information available upon request
32 31 30 29 28 27 26 25
9 10 11 12 13 14 15 16
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
V
DD
2
V
DD
2
V
DD
2
Q12
Q11
GND
GND
GND
V
DD
1
V
DD
1
V
DD
1
Q3
Q4
GND
GND
GND
Q10
Q9
Q8
V
DD
CLK
Q7
Q6
Q5
Q13
Q14
Q15
OE2
OE1
Q0
Q1
Q2
ICS8343-01
32-Lead LQFP
7mm x 7mm x 1.4mm body package
Y Package
(Top View)
HiPerClockSTM
ICS
CLK
OE2
Q15
Q14
Q13
Q12
Q11
Q10
Q9
Q8
OE1
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
VDD1
VDD2
VDD
GND
Q15
Q14
Q13
Q12
Q11
Q10
Q9
Q8
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
OE1
GND
OE2
V
DD1
V
DD
V
DD2
CLK
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
2
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
Integrated
Circuit
Systems, Inc.
T
ABLE
1. P
IN
D
ESCRIPTIONS
T
ABLE
2. P
IN
C
HARACTERISTICS
T
ABLE
3. F
UNCTION
T
ABLE
r
e
b
m
u
N
e
m
a
N
e
p
y
T
n
o
i
t
p
i
r
c
s
e
D
3
,
2
,
1
V
1
D
D
r
e
w
o
P
.
s
n
i
p
y
l
p
p
u
s
t
u
p
t
u
o
7
Q
u
r
h
t
0
Q
5
,
4
4
Q
,
3
Q
t
u
p
t
u
O
7
.
s
t
u
p
t
u
o
k
c
o
l
c
L
T
T
V
L
/
S
O
M
C
V
L
.
e
c
n
a
d
e
p
m
i
t
u
p
t
u
o
l
a
c
i
p
y
t
,
8
,
7
,
6
9
1
,
8
1
,
7
1
D
N
G
r
e
w
o
P
.
d
n
u
o
r
g
y
l
p
p
u
s
r
e
w
o
P
1
1
,
0
1
,
9
7
Q
,
6
Q
,
5
Q
t
u
p
t
u
O
7
.
s
t
u
p
t
u
o
k
c
o
l
c
L
T
T
V
L
/
S
O
M
C
V
L
.
e
c
n
a
d
e
p
m
i
t
u
p
t
u
o
l
a
c
i
p
y
t
2
1
K
L
C
t
u
p
n
I
n
w
o
d
ll
u
P
.
t
n
a
r
e
l
o
t
V
5
/
t
u
p
n
i
k
c
o
l
c
L
T
T
V
L
/
S
O
M
C
V
L
3
1
V
D
D
r
e
w
o
P
.
n
i
p
y
l
p
p
u
s
e
r
o
C
6
1
,
5
1
,
4
1
0
1
Q
,
9
Q
,
8
Q
t
u
p
t
u
O
7
.
s
t
u
p
t
u
o
k
c
o
l
c
L
T
T
V
L
/
S
O
M
C
V
L
.
e
c
n
a
d
e
p
m
i
t
u
p
t
u
o
l
a
c
i
p
y
t
1
2
,
0
2
2
1
Q
,
1
1
Q
t
u
p
t
u
O
7
.
s
t
u
p
t
u
o
k
c
o
l
c
L
T
T
V
L
/
S
O
M
C
V
L
.
e
c
n
a
d
e
p
m
i
t
u
p
t
u
o
l
a
c
i
p
y
t
4
2
,
3
2
,
2
2
V
2
D
D
r
e
w
o
P
.
s
n
i
p
y
l
p
p
u
s
t
u
p
t
u
o
5
1
Q
u
r
h
t
8
Q
7
2
,
6
2
,
5
2
5
1
Q
,
4
1
Q
,
3
1
Q
t
u
p
t
u
O
7
.
s
t
u
p
t
u
o
k
c
o
l
c
L
T
T
V
L
/
S
O
M
C
V
L
.
e
c
n
a
d
e
p
m
i
t
u
p
t
u
o
l
a
c
i
p
y
t
8
2
2
E
O
t
u
p
n
I
p
u
ll
u
P
.
e
t
a
t
s
Z
i
H
o
t
5
1
Q
u
r
h
t
8
Q
s
t
u
p
t
u
o
s
e
c
r
o
f
w
o
l
n
e
h
W
.
e
l
b
a
n
e
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
t
n
a
r
e
l
o
t
V
5
9
2
1
E
O
t
u
p
n
I
p
u
ll
u
P
.
e
t
a
t
s
Z
i
H
o
t
7
Q
u
r
h
t
0
Q
s
t
u
p
t
u
o
s
e
c
r
o
f
w
o
l
n
e
h
W
.
e
l
b
a
n
e
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
t
n
a
r
e
l
o
t
V
5
2
3
,
1
3
,
0
3
2
Q
,
1
Q
,
0
Q
t
u
p
t
u
O
7
.
s
t
u
p
t
u
o
k
c
o
l
c
L
T
T
V
L
/
S
O
M
C
V
L
.
e
c
n
a
d
e
p
m
i
t
u
p
t
u
o
l
a
c
i
p
y
t
:
E
T
O
N
p
u
ll
u
P
d
n
a
n
w
o
d
ll
u
P
.
s
e
u
l
a
v
l
a
c
i
p
y
t
r
o
f
,
s
c
i
t
s
i
r
e
t
c
a
r
a
h
c
n
i
P
,
2
e
l
b
a
T
e
e
S
.
s
r
o
t
s
i
s
e
r
t
u
p
n
i
l
a
n
r
e
t
n
i
o
t
r
e
f
e
r
s
t
u
p
n
I
s
t
u
p
t
u
O
1
E
O
2
E
O
7
Q
:
0
Q
5
1
Q
:
8
Q
0
0
Z
i
H
Z
i
H
1
0
e
v
i
t
c
A
Z
i
H
0
1
Z
i
H
e
v
i
t
c
A
1
1
e
v
i
t
c
A
e
v
i
t
c
A
.
t
n
a
r
e
l
o
t
V
5
e
r
a
2
E
O
d
n
a
1
E
O
:
E
T
O
N
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
C
N
I
e
c
n
a
t
i
c
a
p
a
C
t
u
p
n
I
4
F
p
C
D
P
e
c
n
a
t
i
c
a
p
a
C
n
o
i
t
a
p
i
s
s
i
D
r
e
w
o
P
)
t
u
p
t
u
o
r
e
p
(
V
D
D
V
,
1
D
D
V
,
2
D
D
V
5
6
4
.
3
=
1
1
F
p
V
1
D
D
V
,
2
D
D
V
3
6
.
2
=
9
F
p
R
P
U
L
L
U
P
r
o
t
s
i
s
e
R
p
u
ll
u
P
t
u
p
n
I
1
5
K
R
N
W
O
D
L
L
U
P
r
o
t
s
i
s
e
R
n
w
o
d
ll
u
P
t
u
p
n
I
1
5
K
R
T
U
O
e
c
n
a
d
e
p
m
I
t
u
p
t
u
O
V
D
D
V
,
1
D
D
V
,
2
D
D
V
3
.
3
=
5
7
2
1
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
3
Integrated
Circuit
Systems, Inc.
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= 3.3V5%, V
DD1
= V
DD2
= 3.3V5%
OR
2.5V5%, T
A
= 0
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
e
r
o
C
5
3
1
.
3
3
.
3
5
6
4
.
3
V
V
x
D
D
1
E
T
O
N
;
e
g
a
t
l
o
V
y
l
p
p
u
S
t
u
p
t
u
O
5
3
1
.
3
3
.
3
5
6
4
.
3
V
5
7
3
.
2
5
.
2
5
2
6
.
2
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
5
3
A
m
I
x
D
D
2
E
T
O
N
;
t
n
e
r
r
u
C
y
l
p
p
u
S
t
u
p
t
u
O
4
1
A
m
V
:
1
E
T
O
N
x
D
D
V
s
e
t
o
n
e
d
1
D
D
V
d
n
a
2
D
D
.
I
:
2
E
T
O
N
x
D
D
I
f
o
m
u
s
e
h
t
s
e
t
o
n
e
d
1
D
D
I
d
n
a
2
D
D
.
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
4.6V
Inputs, V
I
-0.5V to V
DD
+ 0.5 V
Outputs, V
O
-0.5V to V
DDx
+ 0.5V
Package Thermal Impedance,
JA
47.9C/W (0 lfpm)
Storage Temperature, T
STG
-65C to 150C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
T
ABLE
4B. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DD1
= V
DD2
= 2.5V5%, T
A
= 0
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
e
r
o
C
5
7
3
.
2
5
.
2
5
2
6
.
2
V
V
x
D
D
1
E
T
O
N
;
e
g
a
t
l
o
V
y
l
p
p
u
S
t
u
p
t
u
O
5
7
3
.
2
5
.
2
5
2
6
.
2
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
4
3
A
m
I
x
D
D
2
E
T
O
N
;
t
n
e
r
r
u
C
y
l
p
p
u
S
t
u
p
t
u
O
3
1
A
m
V
:
1
E
T
O
N
x
D
D
V
s
e
t
o
n
e
d
1
D
D
V
d
n
a
2
D
D
.
I
:
2
E
T
O
N
x
D
D
I
f
o
m
u
s
e
h
t
s
e
t
o
n
e
d
1
D
D
I
d
n
a
2
D
D
.
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
4
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
Integrated
Circuit
Systems, Inc.
T
ABLE
5A. AC C
HARACTERISTICS
,
V
DD
= V
DD1
= V
DD2
= 3.3V5%, T
A
= 0
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
0
0
2
z
H
M
t
H
L
p
;
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
1
E
T
O
N
z
H
M
0
0
2
0
.
2
0
.
4
s
n
t
)
o
(
k
s
4
,
2
E
T
O
N
;
w
e
k
S
t
u
p
t
u
O
V
@
e
g
d
e
g
n
i
s
i
r
n
o
d
e
r
u
s
a
e
M
x
D
D
2
/
0
5
2
s
p
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
4
,
3
E
T
O
N
V
@
e
g
d
e
g
n
i
s
i
r
n
o
d
e
r
u
s
a
e
M
x
D
D
2
/
0
0
7
s
p
t
R
t
/
F
e
m
i
T
ll
a
F
/
e
s
i
R
t
u
p
t
u
O
%
0
8
o
t
%
0
2
4
.
0
5
.
1
s
n
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
z
H
M
3
3
1
5
4
5
5
%
t
W
P
h
t
d
i
W
e
s
l
u
P
t
u
p
t
u
O
z
H
M
3
3
1
>
t
D
O
I
R
E
P
5
2
.
0
-
2
/
t
D
O
I
R
E
P
2
/
t
D
O
I
R
E
P
5
2
.
0
+
2
/
s
n
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
f
X
A
M
.
e
s
i
w
r
e
h
t
o
d
e
t
o
n
s
s
e
l
n
u
V
m
o
r
f
d
e
r
u
s
a
e
M
:
1
E
T
O
N
D
D
o
t
t
u
p
n
i
e
h
t
f
o
2
/
V
x
D
D
.
t
u
p
t
u
o
e
h
t
f
o
2
/
V
t
a
d
e
r
u
s
a
e
M
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
2
E
T
O
N
x
D
D
.
2
/
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
g
n
i
t
a
r
e
p
o
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
3
E
T
O
N
V
t
a
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
x
D
D
.
2
/
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
4
E
T
O
N
T
ABLE
4C. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DD
= V
DD1
= V
DD2
= 3.3V5%
OR
2.5V5%;
V
DD
= 3.3V5%, V
DD1
= V
DD2
= 2.5V5%, T
A
= 0
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
I
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
2
E
O
,
1
E
O
2
V
D
D
3
.
0
+
V
K
L
C
2
V
D
D
3
.
0
+
V
V
L
I
t
u
p
n
I
e
g
a
t
l
o
V
w
o
L
2
E
O
,
1
E
O
3
.
0
-
8
.
0
V
K
L
C
3
.
0
-
3
.
1
V
I
H
I
t
n
e
r
r
u
C
h
g
i
H
t
u
p
n
I
2
E
O
,
1
E
O
V
D
D
V
=
N
I
V
5
2
6
.
2
r
o
V
5
6
4
.
3
=
5
A
K
L
C
V
D
D
V
=
N
I
V
5
2
6
.
2
r
o
V
5
6
4
.
3
=
0
5
1
A
I
L
I
t
n
e
r
r
u
C
w
o
L
t
u
p
n
I
2
E
O
,
1
E
O
V
D
D
,
V
5
2
6
.
2
r
o
V
5
6
4
.
3
=
V
N
I
V
0
=
0
5
1
-
A
K
L
C
V
D
D
,
V
5
2
6
.
2
r
o
V
5
6
4
.
3
=
V
N
I
V
0
=
5
-
A
V
H
O
1
E
T
O
N
;
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
V
1
D
D
V
=
2
D
D
V
5
6
4
.
3
=
6
.
2
V
V
1
D
D
V
=
2
D
D
V
5
2
6
.
2
=
8
.
1
V
V
L
O
1
E
T
O
N
;
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
V
1
D
D
V
=
2
D
D
V
5
2
6
.
2
r
o
V
5
6
4
.
3
=
5
.
0
V
I
L
Z
O
w
o
L
t
n
e
r
r
u
C
e
t
a
t
s
i
r
T
t
u
p
t
u
O
5
A
I
H
Z
O
h
g
i
H
t
n
e
r
r
u
C
e
t
a
t
s
i
r
T
t
u
p
t
u
O
5
A
0
5
h
t
i
w
d
e
t
a
n
i
m
r
e
t
s
t
u
p
t
u
O
:
1
E
T
O
N
V
o
t
x
D
D
,
n
o
i
t
a
m
r
o
f
n
I
t
n
e
m
e
r
u
s
a
e
M
r
e
t
e
m
a
r
a
P
e
e
S
.
2
/
.
"
s
m
a
r
g
a
i
D
t
i
u
c
r
i
C
t
s
e
T
d
a
o
L
t
u
p
t
u
O
"
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
5
Integrated
Circuit
Systems, Inc.
T
ABLE
5B. AC C
HARACTERISTICS
,
V
DD
= 3.3V5%, V
DD1
= V
DD2
= 2.5V5%, T
A
= 0
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
0
0
2
z
H
M
t
H
L
p
1
E
T
O
N
;
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
z
H
M
0
0
2
0
.
2
5
.
4
s
n
t
)
o
(
k
s
4
,
2
E
T
O
N
;
w
e
k
S
t
u
p
t
u
O
V
@
e
g
d
e
g
n
i
s
i
r
n
o
d
e
r
u
s
a
e
M
x
D
D
2
/
0
5
2
s
p
t
)
p
p
(
k
s
4
,
3
E
T
O
N
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
V
@
e
g
d
e
g
n
i
s
i
r
n
o
d
e
r
u
s
a
e
M
x
D
D
2
/
0
0
7
s
p
t
R
t
/
F
e
m
i
T
ll
a
F
/
e
s
i
R
t
u
p
t
u
O
%
0
8
o
t
%
0
2
4
.
0
0
.
1
s
n
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
z
H
M
3
3
1
0
4
0
6
%
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
f
X
A
M
.
e
s
i
w
r
e
h
t
o
d
e
t
o
n
s
s
e
l
n
u
V
m
o
r
f
d
e
r
u
s
a
e
M
:
1
E
T
O
N
D
D
o
t
t
u
p
n
i
e
h
t
f
o
2
/
V
x
D
D
.
t
u
p
t
u
o
e
h
t
f
o
2
/
V
t
a
d
e
r
u
s
a
e
M
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
2
E
T
O
N
x
D
D
.
2
/
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
g
n
i
t
a
r
e
p
o
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
3
E
T
O
N
V
t
a
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
x
D
D
.
2
/
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
4
E
T
O
N
T
ABLE
5D. AC C
HARACTERISTICS
,
V
DD
= V
DD1
= V
DD2
= 2.5V5%, T
A
= 0
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
3
3
1
z
H
M
t
H
L
p
1
E
T
O
N
;
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
z
H
M
0
0
2
0
.
2
0
.
4
s
n
t
)
o
(
k
s
4
,
2
E
T
O
N
;
w
e
k
S
t
u
p
t
u
O
V
@
e
g
d
e
g
n
i
s
i
r
n
o
d
e
r
u
s
a
e
M
x
D
D
2
/
0
5
2
s
p
t
)
p
p
(
k
s
4
,
3
E
T
O
N
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
V
@
e
g
d
e
g
n
i
s
i
r
n
o
d
e
r
u
s
a
e
M
x
D
D
2
/
1
s
n
t
R
t
/
F
e
m
i
T
ll
a
F
/
e
s
i
R
t
u
p
t
u
O
%
0
8
o
t
%
0
2
4
.
0
0
.
1
s
n
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
z
H
M
3
3
1
0
4
0
6
%
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
f
X
A
M
.
e
s
i
w
r
e
h
t
o
d
e
t
o
n
s
s
e
l
n
u
V
m
o
r
f
d
e
r
u
s
a
e
M
:
1
E
T
O
N
D
D
o
t
t
u
p
n
i
e
h
t
f
o
2
/
V
x
D
D
.
t
u
p
t
u
o
e
h
t
f
o
2
/
V
t
a
d
e
r
u
s
a
e
M
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
2
E
T
O
N
x
D
D
.
2
/
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
g
n
i
t
a
r
e
p
o
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
3
E
T
O
N
V
t
a
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
x
D
D
.
2
/
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
4
E
T
O
N
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
0
0
2
z
H
M
t
)
o
(
k
s
1
E
T
O
N
;
w
e
k
S
t
u
p
t
u
O
e
g
d
e
g
n
i
s
i
r
n
o
d
e
r
u
s
a
e
M
V
@
x
D
D
2
/
0
5
2
s
p
f
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
X
A
M
.
e
s
i
w
r
e
h
t
o
d
e
t
o
n
s
s
e
l
n
u
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
,
k
n
a
b
a
n
i
h
t
i
w
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
s
s
o
r
c
a
w
e
k
s
s
a
d
e
n
i
f
e
D
:
1
E
T
O
N
T
ABLE
5C. AC C
HARACTERISTICS
,
V
DD
= V
DD2
= 3.3V5%, V
DD1
= 2.5V5%, T
A
= 0
TO
70C
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
6
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
Integrated
Circuit
Systems, Inc.
P
ROPAGATION
D
ELAY
O
UTPUT
D
UTY
C
YCLE
/P
ULSE
W
IDTH
/P
ERIOD
t
PD
V
DDx
2
V
DDx
2
CLK
Q0:Q15
Pulse Width
t
PERIOD
t
PW
t
PERIOD
odc =
V
DDx
2
Q0:Q15
P
ARAMETER
M
EASUREMENT
I
NFORMATION
SCOPE
Qx
LVCMOS
2.05V5%
-1.25V5%
V
DD
1.25V5%
SCOPE
Qx
LVCMOS
1.65V5%
-1.65V5%
SCOPE
Qx
LVCMOS
1.25V5%
-1.25V5%
O
UTPUT
S
KEW
P
ART
-
TO
-P
ART
S
KEW
O
UTPUT
R
ISE
/F
ALL
T
IME
3.3V C
ORE
/2.5V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
2.5V C
ORE
/ 2.5V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
3.3V C
ORE
/ 3.3V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
tsk(o)
V
DDx
2
V
DDx
2
Qy
Qx
tsk(pp)
V
DDx
2
V
DDx
2
Qy
Qx
Part 1
Part 2
Clock
Outputs
20%
80%
80%
20%
t
R
t
F
V
DD
,
V
DD1
,
V
DD2
GND
V
DD1
,
V
DD2
GND
V
DD
,
V
DD1
,
V
DD2
GND
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
7
Integrated
Circuit
Systems, Inc.
R
ELIABILITY
I
NFORMATION
T
RANSISTOR
C
OUNT
The transistor count for ICS8343-01 is: 985
T
ABLE
6.
JA
VS
. A
IR
F
LOW
T
ABLE
FOR
32 L
EAD
LQFP
JA
by Velocity (Linear Feet per Minute)
0
200
500
Single-Layer PCB, JEDEC Standard Test Boards
67.8C/W
55.9C/W
50.1C/W
Multi-Layer PCB, JEDEC Standard Test Boards
47.9C/W
42.1C/W
39.4C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
8
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
Integrated
Circuit
Systems, Inc.
P
ACKAGE
O
UTLINE
- Y S
UFFIX
FOR
32 L
EAD
LQFP
T
ABLE
7. P
ACKAGE
D
IMENSIONS
Reference Document: JEDEC Publication 95, MS-026
N
O
I
T
A
I
R
A
V
C
E
D
E
J
S
R
E
T
E
M
I
L
L
I
M
N
I
S
N
O
I
S
N
E
M
I
D
L
L
A
L
O
B
M
Y
S
A
B
B
M
U
M
I
N
I
M
L
A
N
I
M
O
N
M
U
M
I
X
A
M
N
2
3
A
-
-
-
-
0
6
.
1
1
A
5
0
.
0
-
-
5
1
.
0
2
A
5
3
.
1
0
4
.
1
5
4
.
1
b
0
3
.
0
7
3
.
0
5
4
.
0
c
9
0
.
0
-
-
0
2
.
0
D
C
I
S
A
B
0
0
.
9
1
D
C
I
S
A
B
0
0
.
7
2
D
.
f
e
R
0
6
.
5
E
C
I
S
A
B
0
0
.
9
1
E
C
I
S
A
B
0
0
.
7
2
E
.
f
e
R
0
6
.
5
e
C
I
S
A
B
0
8
.
0
L
5
4
.
0
0
6
.
0
5
7
.
0
0
-
-
7
c
c
c
-
-
-
-
0
1
.
0
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
9
Integrated
Circuit
Systems, Inc.
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or
for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal
commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not
recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for
use in life support devices or critical medical instruments.
T
ABLE
8. O
RDERING
I
NFORMATION
r
e
b
m
u
N
r
e
d
r
O
/
t
r
a
P
g
n
i
k
r
a
M
e
g
a
k
c
a
P
t
n
u
o
C
e
r
u
t
a
r
e
p
m
e
T
1
0
-
Y
A
3
4
3
8
S
C
I
1
0
-
Y
A
3
4
3
8
S
C
I
P
F
Q
L
d
a
e
L
2
3
y
a
r
t
r
e
p
0
5
2
C
0
7
o
t
C
0
T
1
0
-
Y
A
3
4
3
8
S
C
I
1
0
-
Y
A
3
4
3
8
S
C
I
l
e
e
R
d
n
a
e
p
a
T
n
o
P
F
Q
L
d
a
e
L
2
3
0
0
0
1
C
0
7
o
t
C
0
F
L
1
0
-
Y
A
3
4
3
8
S
C
I
L
1
0
Y
A
3
4
3
8
S
C
I
P
F
Q
L
"
e
e
r
F
-
d
a
e
L
"
d
a
e
L
2
3
y
a
r
t
r
e
p
0
5
2
C
0
7
o
t
C
0
T
F
L
1
0
-
Y
A
3
4
3
8
S
C
I
L
1
0
Y
A
3
4
3
8
S
C
I
n
o
P
F
Q
L
"
e
e
r
F
-
d
a
e
L
"
d
a
e
L
2
3
l
e
e
R
d
n
a
e
p
a
T
0
0
0
1
C
0
7
o
t
C
0
The aforementioned trademark, HiPerClockSTM and F
EMTO
C
LOCKS
TM is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.
8343AY-01
www.icst.com/products/hiperclocks.html
REV. B SEPTEMBER 16, 2004
10
ICS8343-01
L
OW
S
KEW
, 1-
TO
-16
LVCMOS / LVTTL F
ANOUT
B
UFFER
Integrated
Circuit
Systems, Inc.
T
E
E
H
S
Y
R
O
T
S
I
H
N
O
I
S
I
V
E
R
v
e
R
e
l
b
a
T
e
g
a
P
e
g
n
a
h
C
f
o
n
o
i
t
p
i
r
c
s
e
D
e
t
a
D
A
2
T
8
T
2
1
1
C
d
e
g
n
a
h
c
-
e
l
b
a
T
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
n
i
P
N
I
.
l
a
c
i
p
y
t
F
p
4
o
t
x
a
m
F
p
4
R
o
t
d
e
d
d
A
T
U
O
5
,
2
1
d
n
a
.
n
i
m
.
x
a
m
.
d
a
e
L
2
3
o
t
d
a
e
L
8
4
m
o
r
f
n
m
u
l
o
c
e
g
a
k
c
a
p
t
c
e
r
r
o
c
n
o
i
t
a
m
r
o
f
n
I
g
n
i
r
e
d
r
O
3
0
/
8
1
/
9
B
C
5
T
5
.
e
l
b
a
T
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
C
A
d
e
x
i
M
d
e
d
d
A
.
t
a
m
r
o
f
d
e
t
a
d
p
U
4
0
/
3
1
/
8
B
8
T
9
.
e
l
b
a
T
n
o
i
t
a
m
r
o
f
n
I
g
n
i
r
e
d
r
O
o
t
g
n
i
k
r
a
m
e
e
r
F
-
d
a
e
L
d
e
d
d
A
4
0
/
6
1
/
9
PDF 
ZIP