ChipFind - документация

Электронный компонент: ICS83940DI01

Скачать:  PDF   ZIP

Document Outline

83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
1
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
G
ENERAL
D
ESCRIPTION
The ICS83940I-01 is a low skew, 1-to-18
LVPECL-to-LVCMOS/LVTTL Fanout Buffer and a
member of the HiPerClockSTM family of High Per-
for mance Clock Solutions from ICS. The
ICS83940I-01 has two selectable clock inputs.
The PCLK, nPCLK pair can accept LVPECL, CML or SSTL
input levels. The single ended clock input accepts LVCMOS
or LVTTL input levels. The low impedance LVCMOS/LVTTL
outputs are designed to drive 50
series or parallel termi-
nated transmission lines. The effective fanout can be increased
from 18 to 36 by utilizing the ability of the outputs to drive two
series terminated lines.
The ICS83940I-01 is characterized at full 3.3V, full 2.5V and
mixed 3.3V input and 2.5V output operating supply modes. Guar-
anteed output and part-to-part skew characteristics make the
ICS83940I-01 ideal for those clock distribution applications de-
manding well defined performance and repeatability.
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
HiPerClockSTM
ICS
32-Lead LQFP
Y Pacakge
7mm x 7mm x 1.4mm package body
Top View
32 31 30 29 28 27 26 25
9 10 11 12 13 14 15 16
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
Q6
Q7
Q8
V
DDO
Q9
Q10
Q11
GND
GND
GND
LVCMOS_CLK
CLK_SEL
PCLK
nPCLK
V
DD
V
DDO
V
DDO
Q12
Q13
Q14
GND
Q15
Q16
Q17
GND
Q5
Q4
Q3
V
DDO
Q2
Q1
Q0
ICS83940I-01
F
EATURES
18 LVCMOS/LVTTL outputs, 23 typical output impedance
Selectable LVCMOS_CLK or LVPECL clock inputs
LVCMOS_CLK supports the following input types:
LVCMOS or LVTTL
PCLK, nPCLK supports the following input types:
LVPECL, CML, SSTL
Maximum output frequency: 250MHz
Output skew: 150ps (maximum)
Part-to-part skew: 750ps (maximum)
Full 3.3V, 2.5V or mixed 3.3V, 2.5V supply modes
-40C to 85C ambient operating temperature
Pin compatible with the MPC940L in single supply
applications
Q0:Q17
CLK_SEL
PCLK
nPCLK
LVCMOS_CLK
0
1
18
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
2
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
T
ABLE
1. P
IN
D
ESCRIPTIONS
r
e
b
m
u
N
e
m
a
N
e
p
y
T
n
o
i
t
p
i
r
c
s
e
D
5
2
,
7
1
,
2
1
,
2
,
1
D
N
G
r
e
w
o
P
.
d
n
u
o
r
g
y
l
p
p
u
s
r
e
w
o
P
3
K
L
C
_
S
O
M
C
V
L
t
u
p
n
I
n
w
o
d
ll
u
P
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
t
u
p
n
i
k
c
o
l
C
4
L
E
S
_
K
L
C
t
u
p
n
I
n
w
o
d
ll
u
P
k
c
o
l
c
L
T
T
V
L
/
S
O
M
C
V
L
s
t
c
e
l
e
S
.
t
u
p
n
i
t
c
e
l
e
s
k
c
o
l
C
s
t
u
p
n
i
K
L
C
P
n
,
K
L
C
P
s
t
c
e
l
e
S
.
H
G
I
H
n
e
h
w
t
u
p
n
i
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
W
O
L
n
e
h
w
5
K
L
C
P
t
u
p
n
I
n
w
o
d
ll
u
P
.
t
u
p
n
i
k
c
o
l
c
L
C
E
P
V
L
l
a
i
t
n
e
r
e
f
f
i
d
g
n
i
t
r
e
v
n
i
-
n
o
N
6
K
L
C
P
n
t
u
p
n
I
.
t
u
p
n
i
k
c
o
l
c
L
C
E
P
V
L
l
a
i
t
n
e
r
e
f
f
i
d
g
n
i
t
r
e
v
n
I
V
D
D
.
g
n
i
t
a
o
l
f
t
f
e
l
n
e
h
w
t
l
u
a
f
e
d
2
/
7
V
D
D
r
e
w
o
P
.
s
n
i
p
y
l
p
p
u
s
e
r
o
C
9
2
,
1
2
,
6
1
,
8
V
O
D
D
r
e
w
o
P
.
s
n
i
p
y
l
p
p
u
s
t
u
p
t
u
O
,
4
1
,
3
1
,
1
1
,
0
1
,
9
,
2
2
,
0
2
,
9
1
,
8
1
,
5
1
,
8
2
,
7
2
,
6
2
,
4
2
,
3
2
2
3
,
1
3
,
0
3
,
3
1
Q
,
4
1
Q
,
5
1
Q
,
6
1
Q
,
7
1
Q
,
8
Q
,
9
Q
,
0
1
Q
,
1
1
Q
,
2
1
Q
,
3
Q
,
4
Q
,
5
Q
,
6
Q
,
7
Q
0
Q
,
1
Q
,
2
Q
t
u
p
t
u
O
.
s
l
e
v
e
l
e
c
a
f
r
e
t
n
i
L
T
T
V
L
/
S
O
M
C
V
L
.
s
t
u
p
t
u
o
k
c
o
l
C
:
E
T
O
N
w
o
d
ll
u
P
.
s
e
u
l
a
v
l
a
c
i
p
y
t
r
o
f
,
s
c
i
t
s
i
r
e
t
c
a
r
a
h
C
n
i
P
,
2
e
l
b
a
T
e
e
S
.
s
r
o
t
s
i
s
e
r
t
u
p
n
i
l
a
n
r
e
t
n
i
o
t
s
r
e
f
e
r
n
T
ABLE
2. P
IN
C
HARACTERISTICS
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
C
N
I
e
c
n
a
t
i
c
a
p
a
C
t
u
p
n
I
4
F
p
C
D
P
e
c
n
a
t
i
c
a
p
a
C
n
o
i
t
a
p
i
s
s
i
D
r
e
w
o
P
)
t
u
p
t
u
o
r
e
p
(
6
F
p
R
N
W
O
D
L
L
U
P
r
o
t
s
i
s
e
R
n
w
o
d
ll
u
P
t
u
p
n
I
1
5
K
R
T
U
O
e
c
n
a
d
e
p
m
I
t
u
p
t
u
O
8
1
8
2
T
ABLE
3A. C
LOCK
S
ELECT
F
UNCTION
T
ABLE
T
ABLE
3B. C
LOCK
I
NPUT
F
UNCTION
T
ABLE
t
u
p
n
I
l
o
r
t
n
o
C
k
c
o
l
C
L
E
S
_
K
L
C
K
L
C
P
n
,
K
L
C
P
K
L
C
_
S
O
M
C
V
L
0
d
e
t
c
e
l
e
S
d
e
t
c
e
l
e
s
-
e
D
1
d
e
t
c
e
l
e
s
-
e
D
d
e
t
c
e
l
e
S
s
t
u
p
n
I
s
t
u
p
t
u
O
e
d
o
M
t
u
p
t
u
O
o
t
t
u
p
n
I
y
t
i
r
a
l
o
P
L
E
S
_
K
L
C
K
L
C
_
S
O
M
C
V
L
K
L
C
P
K
L
C
P
n
7
1
Q
:
0
Q
0
--
0
1
W
O
L
d
e
d
n
E
e
l
g
n
i
S
o
t
l
a
i
t
n
e
r
e
f
f
i
D
g
n
i
t
r
e
v
n
I
n
o
N
0
--
1
0
H
G
I
H
d
e
d
n
E
e
l
g
n
i
S
o
t
l
a
i
t
n
e
r
e
f
f
i
D
g
n
i
t
r
e
v
n
I
n
o
N
0
--
0
;
d
e
s
a
i
B
1
E
T
O
N
W
O
L
d
e
d
n
E
e
l
g
n
i
S
o
t
d
e
d
n
E
e
l
g
n
i
S
g
n
i
t
r
e
v
n
I
n
o
N
0
--
1
;
d
e
s
a
i
B
1
E
T
O
N
H
G
I
H
d
e
d
n
E
e
l
g
n
i
S
o
t
d
e
d
n
E
e
l
g
n
i
S
g
n
i
t
r
e
v
n
I
n
o
N
0
--
1
E
T
O
N
;
d
e
s
a
i
B
0
H
G
I
H
d
e
d
n
E
e
l
g
n
i
S
o
t
d
e
d
n
E
e
l
g
n
i
S
g
n
i
t
r
e
v
n
I
0
--
1
E
T
O
N
;
d
e
s
a
i
B
1
W
O
L
d
e
d
n
E
e
l
g
n
i
S
o
t
d
e
d
n
E
e
l
g
n
i
S
g
n
i
t
r
e
v
n
I
1
0
--
--
W
O
L
d
e
d
n
E
e
l
g
n
i
S
o
t
d
e
d
n
E
e
l
g
n
i
S
g
n
i
t
r
e
v
n
I
n
o
N
1
1
--
--
H
G
I
H
d
e
d
n
E
e
l
g
n
i
S
o
t
d
e
d
n
E
e
l
g
n
i
S
g
n
i
t
r
e
v
n
I
n
o
N
.
"
s
l
e
v
e
L
d
e
d
n
E
e
l
g
n
i
S
t
p
e
c
c
A
o
t
t
u
p
n
I
l
a
i
t
n
e
r
e
f
f
i
D
e
h
t
g
n
i
r
i
W
"
,
n
o
i
t
c
e
s
n
o
i
t
a
m
r
o
f
n
I
n
o
i
t
a
c
il
p
p
A
e
h
t
o
t
r
e
f
e
r
e
s
a
e
l
P
:
1
E
T
O
N
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
3
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
3.6V
Inputs, V
I
-0.3V to V
DD
+ 0.3V
Outputs, V
O
-0.3V to V
DDO
+ 0.3V
Input Current, I
IN
20mA
Storage Temperature, T
STG
-40C to 125C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
4
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
T
ABLE
4A. DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V 5%, T
A
= -40
TO
85
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
I
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
K
L
C
_
S
O
M
C
V
L
4
.
2
V
D
D
V
V
L
I
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
K
L
C
_
S
O
M
C
V
L
8
.
0
V
V
P
P
e
g
a
t
l
o
V
t
u
p
n
I
k
a
e
P
-
o
t
-
k
a
e
P
K
L
C
P
n
,
K
L
C
P
0
0
5
0
0
0
1
V
m
V
R
M
C
;
e
g
a
t
l
o
V
e
d
o
M
n
o
m
m
o
C
t
u
p
n
I
2
,
1
E
T
O
N
K
L
C
P
n
,
K
L
C
P
V
D
D
4
.
1
-
V
D
D
6
.
0
-
V
I
N
I
t
n
e
r
r
u
C
t
u
p
n
I
0
0
2
A
V
H
O
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
I
H
O
A
m
0
2
-
=
4
.
2
V
V
L
O
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
I
L
O
A
m
0
2
=
5
.
0
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
e
r
o
C
5
2
A
m
s
i
K
L
C
P
n
,
K
L
C
P
r
o
f
e
g
a
t
l
o
v
t
u
p
n
i
m
u
m
i
x
a
m
e
h
t
,
s
n
o
i
t
a
c
il
p
p
a
d
e
d
n
e
e
l
g
n
i
s
r
o
F
:
1
E
T
O
N
V
D
D
.
V
3
.
0
+
s
a
d
e
n
i
f
e
d
s
i
e
g
a
t
l
o
v
e
d
o
m
n
o
m
m
o
C
:
2
E
T
O
N
V
H
I
.
T
ABLE
5A. AC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V 5%, T
A
= -40
TO
85
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
0
5
2
z
H
M
tp
H
L
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
;
K
L
C
P
n
,
K
L
C
P
5
,
1
E
T
O
N
f
z
H
M
0
5
1
s
n
;
K
L
C
_
S
O
M
C
V
L
5
,
2
E
T
O
N
f
z
H
M
0
5
1
s
n
p
t
H
L
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
;
K
L
C
P
n
,
K
L
C
P
5
,
1
E
T
O
N
f
>
z
H
M
0
5
1
s
n
;
K
L
C
_
S
O
M
C
V
L
5
,
2
E
T
O
N
f
>
z
H
M
0
5
1
s
n
t
)
o
(
k
s
;
w
e
k
S
t
u
p
t
u
O
5
,
3
E
T
O
N
K
L
C
P
n
,
K
L
C
P
n
o
d
e
r
u
s
a
e
M
V
@
e
g
d
e
g
n
i
s
i
r
O
D
D
2
/
s
p
K
L
C
_
S
O
M
C
V
L
s
p
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
6
E
T
O
N
K
L
C
P
n
,
K
L
C
P
f
z
H
M
0
5
1
s
n
K
L
C
_
S
O
M
C
V
L
f
z
H
M
0
5
1
s
n
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
6
E
T
O
N
K
L
C
P
n
,
K
L
C
P
f
>
z
H
M
0
5
1
s
n
K
L
C
_
S
O
M
C
V
L
f
>
z
H
M
0
5
1
s
n
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
5
,
4
E
T
O
N
K
L
C
P
n
,
K
L
C
P
n
o
d
e
r
u
s
a
e
M
V
@
e
g
d
e
g
n
i
s
i
r
O
D
D
2
/
s
p
K
L
C
_
S
O
M
C
V
L
s
p
t
R
t
,
F
e
m
i
T
ll
a
F
/
e
s
i
R
t
u
p
t
u
O
V
4
.
2
o
t
5
.
0
3
.
0
1
.
1
s
n
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
f
<
z
H
M
4
3
1
5
4
0
5
5
5
%
z
H
M
4
3
1
f
z
H
M
0
5
2
0
4
0
5
0
6
%
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
z
H
M
0
0
2
.
e
s
i
w
r
e
h
t
o
d
e
t
o
n
s
s
e
l
n
u
u
p
t
u
o
e
h
t
o
t
t
n
i
o
p
g
n
i
s
s
o
r
c
t
u
p
n
i
l
a
i
t
n
e
r
e
f
f
i
d
e
h
t
m
o
r
f
d
e
r
u
s
a
e
M
:
1
E
T
O
N
V
t
O
D
D
.
2
/
V
m
o
r
f
d
e
r
u
s
a
e
M
:
2
E
T
O
N
D
D
V
o
t
2
/
O
D
D
.
2
/
V
t
a
d
e
r
u
s
a
e
M
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
3
E
T
O
N
O
D
D
.
2
/
,
e
r
u
t
a
r
e
p
m
e
t
e
m
a
s
,
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
g
n
i
t
a
r
e
p
o
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
4
E
T
O
N
V
t
a
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
O
D
D
.
2
/
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
5
E
T
O
N
l
a
u
q
e
h
t
i
w
d
n
a
,
s
e
g
n
a
r
e
g
a
t
l
o
v
d
n
a
e
r
u
t
a
r
e
p
m
e
t
s
s
o
r
c
a
,
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
6
E
T
O
N
t
a
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
V
O
D
D
.
2
/
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
5
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
T
ABLE
4B. DC C
HARACTERISTICS
,
V
DD
= 3.3V 5%, V
DDO
= 2.5V 5%, T
A
= -40
TO
85
T
ABLE
5B. AC C
HARACTERISTICS
,
V
DD
= 3.3V 5%, V
DDO
= 2.5V 5%, T
A
= -40
TO
85
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
I
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
K
L
C
_
S
O
M
C
V
L
4
.
2
V
D
D
V
V
L
I
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
K
L
C
_
S
O
M
C
V
L
8
.
0
V
V
P
P
e
g
a
t
l
o
V
t
u
p
n
I
k
a
e
P
-
o
t
-
k
a
e
P
K
L
C
P
n
,
K
L
C
P
0
0
3
0
0
0
1
V
m
V
R
M
C
;
e
g
a
t
l
o
V
e
d
o
M
n
o
m
m
o
C
t
u
p
n
I
2
,
1
E
T
O
N
K
L
C
P
n
,
K
L
C
P
V
D
D
4
.
1
-
V
D
D
6
.
0
-
V
I
N
I
t
n
e
r
r
u
C
t
u
p
n
I
0
0
2
A
V
H
O
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
I
H
O
A
m
0
2
-
=
8
.
1
V
V
L
O
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
I
L
O
A
m
0
2
=
5
.
0
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
e
r
o
C
5
2
A
m
s
i
K
L
C
P
n
,
K
L
C
P
r
o
f
e
g
a
t
l
o
v
t
u
p
n
i
m
u
m
i
x
a
m
e
h
t
,
s
n
o
i
t
a
c
il
p
p
a
d
e
d
n
e
e
l
g
n
i
s
r
o
F
:
1
E
T
O
N
V
D
D
.
V
3
.
0
+
s
a
d
e
n
i
f
e
d
s
i
e
g
a
t
l
o
v
e
d
o
m
n
o
m
m
o
C
:
2
E
T
O
N
V
H
I
.
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
0
5
2
z
H
M
t
H
L
p
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
;
K
L
C
P
n
,
K
L
C
P
5
,
1
E
T
O
N
f
z
H
M
0
5
1
s
n
;
K
L
C
_
S
O
M
C
V
L
5
,
2
E
T
O
N
f
z
H
M
0
5
1
s
n
t
H
L
p
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
;
K
L
C
P
n
,
K
L
C
P
5
,
1
E
T
O
N
f
>
z
H
M
0
5
1
s
n
;
K
L
C
_
S
O
M
C
V
L
5
,
2
E
T
O
N
f
>
z
H
M
0
5
1
s
n
t
)
o
(
k
s
;
w
e
k
S
t
u
p
t
u
O
5
,
3
E
T
O
N
K
L
C
P
n
,
K
L
C
P
n
o
d
e
r
u
s
a
e
M
V
@
e
g
d
e
g
n
i
s
i
r
O
D
D
2
/
s
p
K
L
C
_
S
O
M
C
V
L
s
p
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
6
E
T
O
N
K
L
C
P
n
,
K
L
C
P
f
z
H
M
0
5
1
s
n
K
L
C
_
S
O
M
C
V
L
f
z
H
M
0
5
1
s
n
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
6
E
T
O
N
K
L
C
P
n
,
K
L
C
P
f
>
z
H
M
0
5
1
s
n
K
L
C
_
S
O
M
C
V
L
f
>
z
H
M
0
5
1
s
n
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
5
,
4
E
T
O
N
K
L
C
P
n
,
K
L
C
P
n
o
d
e
r
u
s
a
e
M
V
@
e
g
d
e
g
n
i
s
i
r
O
D
D
2
/
s
p
K
L
C
_
S
O
M
C
V
L
s
p
t
R
, t
F
e
m
i
T
ll
a
F
/
e
s
i
R
t
u
p
t
u
O
V
8
.
1
o
t
5
.
0
3
.
0
2
.
1
s
n
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
f
<
z
H
M
4
3
1
5
4
0
5
5
5
%
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
z
H
M
0
0
2
.
e
s
i
w
r
e
h
t
o
d
e
t
o
n
s
s
e
l
n
u
u
p
t
u
o
e
h
t
o
t
t
n
i
o
p
g
n
i
s
s
o
r
c
t
u
p
n
i
l
a
i
t
n
e
r
e
f
f
i
d
e
h
t
m
o
r
f
d
e
r
u
s
a
e
M
:
1
E
T
O
N
V
t
O
D
D
.
2
/
V
m
o
r
f
d
e
r
u
s
a
e
M
:
2
E
T
O
N
D
D
V
o
t
2
/
O
D
D
.
2
/
V
t
a
d
e
r
u
s
a
e
M
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
3
E
T
O
N
O
D
D
.
2
/
,
e
r
u
t
a
r
e
p
m
e
t
e
m
a
s
,
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
g
n
i
t
a
r
e
p
o
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
4
E
T
O
N
V
t
a
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
O
D
D
.
2
/
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
5
E
T
O
N
l
a
u
q
e
h
t
i
w
d
n
a
,
s
e
g
n
a
r
e
g
a
t
l
o
v
d
n
a
e
r
u
t
a
r
e
p
m
e
t
s
s
o
r
c
a
,
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
6
E
T
O
N
t
a
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
V
O
D
D
.
2
/
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
6
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
T
ABLE
4C. DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 2.5V5%, T
A
= -40
TO
85
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
I
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
K
L
C
_
S
O
M
C
V
L
2
V
D
D
V
V
L
I
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
K
L
C
_
S
O
M
C
V
L
8
.
0
V
V
P
P
k
a
e
P
-
o
t
-
k
a
e
P
e
g
a
t
l
o
V
t
u
p
n
I
K
L
C
P
n
,
K
L
C
P
0
0
3
0
0
0
1
V
m
V
R
M
C
;
e
g
a
t
l
o
V
e
d
o
M
n
o
m
m
o
C
t
u
p
n
I
2
,
1
E
T
O
N
K
L
C
P
n
,
K
L
C
P
V
D
D
4
.
1
-
V
D
D
6
.
0
-
V
I
N
I
t
n
e
r
r
u
C
t
u
p
n
I
0
0
2
A
V
H
O
e
g
a
t
l
o
V
h
g
i
H
t
u
p
t
u
O
I
H
O
A
m
2
1
-
=
8
.
1
V
V
L
O
e
g
a
t
l
o
V
w
o
L
t
u
p
t
u
O
I
L
O
A
m
2
1
=
5
.
0
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
e
r
o
C
5
2
A
m
s
i
K
L
C
P
n
,
K
L
C
P
r
o
f
e
g
a
t
l
o
v
t
u
p
n
i
m
u
m
i
x
a
m
e
h
t
,
s
n
o
i
t
a
c
il
p
p
a
d
e
d
n
e
e
l
g
n
i
s
r
o
F
:
1
E
T
O
N
V
D
D
.
V
3
.
0
+
s
a
d
e
n
i
f
e
d
s
i
e
g
a
t
l
o
v
e
d
o
m
n
o
m
m
o
C
:
2
E
T
O
N
V
H
I
.
T
ABLE
5C. AC C
HARACTERISTICS
,
V
DD
= V
DDO
= 2.5V5%, T
A
= -40
TO
85
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
f
X
A
M
y
c
n
e
u
q
e
r
F
t
u
p
t
u
O
0
0
2
z
H
M
t
H
L
p
;
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
;
K
L
C
P
n
,
K
L
C
P
5
,
1
E
T
O
N
f
z
H
M
0
5
1
s
n
;
K
L
C
_
S
O
M
C
V
L
5
,
2
E
T
O
N
f
z
H
M
0
5
1
s
n
t
H
L
p
;
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
;
K
L
C
P
n
,
K
L
C
P
5
,
1
E
T
O
N
f
>
z
H
M
0
5
1
s
n
;
K
L
C
_
S
O
M
C
V
L
5
,
2
E
T
O
N
f
>
z
H
M
0
5
1
s
n
t
)
o
(
k
s
;
w
e
k
S
t
u
p
t
u
O
5
,
3
E
T
O
N
K
L
C
P
n
,
K
L
C
P
n
o
d
e
r
u
s
a
e
M
V
@
e
g
d
e
g
n
i
s
i
r
O
D
D
2
/
s
p
K
L
C
_
S
O
M
C
V
L
s
p
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
6
E
T
O
N
K
L
C
P
n
,
K
L
C
P
f
z
H
M
0
5
1
s
n
K
L
C
_
S
O
M
C
V
L
f
z
H
M
0
5
1
s
n
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
6
E
T
O
N
K
L
C
P
n
,
K
L
C
P
f
>
z
H
M
0
5
1
s
n
K
L
C
_
S
O
M
C
V
L
f
>
z
H
M
0
5
1
s
n
t
)
p
p
(
k
s
;
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
5
,
4
E
T
O
N
K
L
C
P
n
,
K
L
C
P
n
o
d
e
r
u
s
a
e
M
V
@
e
g
d
e
g
n
i
s
i
r
O
D
D
2
/
s
n
K
L
C
_
S
O
M
C
V
L
s
n
t
R
t
,
F
e
m
i
T
ll
a
F
/
e
s
i
R
t
u
p
t
u
O
V
8
.
1
o
t
5
.
0
3
.
0
2
.
1
s
n
c
d
o
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
f
<
z
H
M
4
3
1
5
4
5
5
%
t
a
d
e
r
u
s
a
e
m
s
r
e
t
e
m
a
r
a
p
ll
A
z
H
M
0
0
2
.
e
s
i
w
r
e
h
t
o
d
e
t
o
n
s
s
e
l
n
u
u
p
t
u
o
e
h
t
o
t
t
n
i
o
p
g
n
i
s
s
o
r
c
t
u
p
n
i
l
a
i
t
n
e
r
e
f
f
i
d
e
h
t
m
o
r
f
d
e
r
u
s
a
e
M
:
1
E
T
O
N
V
t
O
D
D
.
2
/
V
m
o
r
f
d
e
r
u
s
a
e
M
:
2
E
T
O
N
D
D
V
o
t
2
/
O
D
D
.
2
/
V
t
a
d
e
r
u
s
a
e
M
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
3
E
T
O
N
O
D
D
.
2
/
,
e
r
u
t
a
r
e
p
m
e
t
e
m
a
s
,
s
e
g
a
t
l
o
v
y
l
p
p
u
s
e
m
a
s
e
h
t
t
a
g
n
i
t
a
r
e
p
o
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
4
E
T
O
N
V
t
a
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
O
D
D
.
2
/
.
5
6
d
r
a
d
n
a
t
S
C
E
D
E
J
h
t
i
w
e
c
n
a
d
r
o
c
c
a
n
i
d
e
n
i
f
e
d
s
i
r
e
t
e
m
a
r
a
p
s
i
h
T
:
5
E
T
O
N
,
s
e
g
n
a
r
e
g
a
t
l
o
v
d
n
a
e
r
u
t
a
r
e
p
m
e
t
s
s
o
r
c
a
,
s
e
c
i
v
e
d
t
n
e
r
e
f
f
i
d
n
o
s
t
u
p
t
u
o
n
e
e
w
t
e
b
w
e
k
s
s
a
d
e
n
i
f
e
D
:
6
E
T
O
N
t
a
d
e
r
u
s
a
e
m
e
r
a
s
t
u
p
t
u
o
e
h
t
,
e
c
i
v
e
d
h
c
a
e
n
o
s
t
u
p
n
i
f
o
e
p
y
t
e
m
a
s
e
h
t
g
n
i
s
U
.
s
n
o
i
t
i
d
n
o
c
d
a
o
l
l
a
u
q
e
h
t
i
w
d
n
a
V
O
D
D
.
2
/
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
7
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
P
ARAMETER
M
EASUREMENT
I
NFORMATION
2.5V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
SCOPE
Qx
LVCMOS
3.3V/2.5V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
2.05V5%
V
DDO
-1.25V5%
V
DD
1.25V5%
3.3V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
SCOPE
Qx
LVCMOS
1.65V5%
-1.65V5%
D
IFFERENTIAL
I
NPUT
L
EVEL
P
ART
-
TO
-P
ART
S
KEW
O
UTPUT
S
KEW
tsk(o)
V
DDO
2
V
DDO
2
Qy
Qx
SCOPE
Qx
LVCMOS
1.25V5%
-1.25V5%
V
CMR
Cross Points
V
PP
GND
PCLK
nPCLK
V
DD
tsk(pp)
V
DDO
2
V
DDO
2
Qy
Qx
PART 2
PART 1
GND
GND
V
DD
,
V
DDO
GND
V
DD
,
V
DDO
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
8
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
P
ROPAGATION
D
ELAY
Q0:Q17
3.3V O
UTPUT
R
ISE
/F
ALL
T
IME
Clock
Outputs
0.5V
2.4V
2.4V
0.5V
t
R
t
F
2.5V O
UTPUT
R
ISE
/F
ALL
T
IME
Clock Outputs
0.5V
1.8V
1.8V
0.5V
t
R
t
F
t
PD
V
DDO
2
V
DDO
2
PCLK
nPCLK
LVCMOS_CLK
Pulse Width
t
PERIOD
t
PW
t
PERIOD
odc =
V
DDO
2
Q0:Q17
odc & t
P
ERIOD
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
9
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
A
PPLICATION
I
NFORMATION
Figure 1 shows how the differential input can be wired to accept
single ended levels. The reference voltage V_REF = V
DD
/2 is
generated by the bias resistors R1, R2 and C1. This bias circuit
should be located as close as possible to the input pin. The ratio
F
IGURE
1. S
INGLE
E
NDED
S
IGNAL
D
RIVING
D
IFFERENTIAL
I
NPUT
W
IRING
THE
D
IFFERENTIAL
I
NPUT
TO
A
CCEPT
S
INGLE
E
NDED
L
EVELS
of R1 and R2 might need to be adjusted to position the V_REF in
the center of the input voltage swing. For example, if the input
clock swing is only 2.5V and V
DD
= 3.3V, V_REF should be 1.25V
and R2/R1 = 0.609.
VDD
R2
1K
V_REF
C1
0.1u
R1
1K
Single Ended Clock Input
PCLK
nPCLK
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
10
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
LVPECL C
LOCK
I
NPUT
I
NTERFACE
The PCLK /nPCLK accepts LVPECL, CML, SSTL and other
differential signals. Both V
SWING
and V
OH
must meet the V
PP
and V
CMR
input requirements.
Figures 2A to 2E show interface
examples for the HiPerClockS PCLK/nPCLK input driven by
the most common driver types. The input interfaces suggested
here are examples only. If the driver is from another vendor,
use their termination recommendation. Please consult with
the vendor of the driver component to confirm the driver ter-
mination requirements.
F
IGURE
2A. H
I
P
ER
C
LOCK
S PCLK/
N
PCLK I
NPUT
D
RIVEN
BY
A
CML D
RIVER
F
IGURE
2B. H
I
P
ER
C
LOCK
S PCLK/
N
PCLK I
NPUT
D
RIVEN
BY
AN
SSTL D
RIVER
F
IGURE
2C. H
I
P
ER
C
LOCK
S PCLK/
N
PCLK I
NPUT
D
RIVEN
BY
A
3.3V LVPECL D
RIVER
F
IGURE
2D. H
I
P
ER
C
LOCK
S PCLK/
N
PCLK I
NPUT
D
RIVEN
BY
A
3.3V LVDS D
RIVER
PCLK/nPCLK
2.5V
Zo = 60 Ohm
SSTL
HiPerClockS
PCLK
nPCLK
R2
120
3.3V
R3
120
Zo = 60 Ohm
R1
120
R4
120
2.5V
F
IGURE
2E. H
I
P
ER
C
LOCK
S PCLK/
N
PCLK I
NPUT
D
RIVEN
BY
A
3.3V LVPECL D
RIVER
WITH
AC C
OUPLE
HiPerClockS
PCLK
nPCLK
PCLK/nPCLK
3.3V
R2
50
R1
50
3.3V
Zo = 50 Ohm
CML
3.3V
Zo = 50 Ohm
3.3V
HiPerClockS
PCLK
nPCLK
R2
84
R3
125
Input
Zo = 50 Ohm
R4
125
R1
84
LVPECL
3.3V
3.3V
Zo = 50 Ohm
C2
R2
1K
R5
100
Zo = 50 Ohm
3.3V
3.3V
C1
R3
1K
LVDS
R4
1K
HiPerClockS
PCLK
nPCLK
R1
1K
Zo = 50 Ohm
3.3V
PC L K /n PC LK
3.3V
R5
100 - 200
3.3V
3.3V
HiPerClockS
PCLK
nPCLK
R1
125
PCLK/nPCLK
R2
125
R3
84
C1
C2
Zo = 50 Ohm
R4
84
Zo = 50 Ohm
R6
100 - 200
3.3V LVPECL
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
11
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
R
ELIABILITY
I
NFORMATION
T
RANSISTOR
C
OUNT
The transistor count for ICS83940I-01 is: 819
T
ABLE
6.
JA
VS
. A
IR
F
LOW
T
ABLE


JA
by Velocity (Linear Feet per Minute)
0
200
500
Single-Layer PCB, JEDEC Standard Test Boards
67.8C/W
55.9C/W
50.1C/W
Multi-Layer PCB, JEDEC Standard Test Boards
47.9C/W
42.1C/W
39.4C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
12
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
P
ACKAGE
O
UTLINE
- Y S
UFFIX
T
ABLE
7. P
ACKAGE
D
IMENSIONS
N
O
I
T
A
I
R
A
V
C
E
D
E
J
S
R
E
T
E
M
I
L
L
I
M
N
I
S
N
O
I
S
N
E
M
I
D
L
L
A
L
O
B
M
Y
S
A
B
B
M
U
M
I
N
I
M
L
A
N
I
M
O
N
M
U
M
I
X
A
M
N
2
3
A
-
-
-
-
0
6
.
1
1
A
5
0
.
0
-
-
5
1
.
0
2
A
5
3
.
1
0
4
.
1
5
4
.
1
b
0
3
.
0
7
3
.
0
5
4
.
0
c
9
0
.
0
-
-
0
2
.
0
D
C
I
S
A
B
0
0
.
9
1
D
C
I
S
A
B
0
0
.
7
2
D
.
f
e
R
0
6
.
5
E
C
I
S
A
B
0
0
.
9
1
E
C
I
S
A
B
0
0
.
7
2
E
.
f
e
R
0
6
.
5
e
C
I
S
A
B
0
8
.
0
L
5
4
.
0
0
6
.
0
5
7
.
0




0
-
-
7
c
c
c
-
-
-
-
0
1
.
0
Reference Document: JEDEC Publication 95, MS-026
83940DYI-01
www.icst.com/products/hiperclocks.html
REV. A MARCH 1, 2004
13
Integrated
Circuit
Systems, Inc.
ICS83940I-01
L
OW
S
KEW
, 1-
TO
-18
LVPECL-
TO
-LVCMOS / LVTTL F
ANOUT
B
UFFER
PRELIMINARY
T
ABLE
8. O
RDERING
I
NFORMATION
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or
for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal
commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not
recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for
use in life support devices or critical medical instruments.
r
e
b
m
u
N
r
e
d
r
O
/
t
r
a
P
g
n
i
k
r
a
M
e
g
a
k
c
a
P
t
n
u
o
C
e
r
u
t
a
r
e
p
m
e
T
1
0
-
I
Y
D
0
4
9
3
8
S
C
I
1
0
I
D
0
4
9
3
8
S
C
I
P
F
Q
L
d
a
e
L
2
3
y
a
r
t
r
e
p
0
5
2
C
5
8
o
t
C
0
4
-
T
1
0
-
I
Y
D
0
4
9
3
8
S
C
I
1
0
I
D
0
4
9
3
8
S
C
I
l
e
e
R
d
n
a
e
p
a
T
n
o
P
F
Q
L
d
a
e
L
2
3
0
0
0
1
C
5
8
o
t
C
0
4
-
F
L
1
0
-
I
Y
D
0
4
9
3
8
S
C
I
L
1
0
I
D
0
4
9
3
8
S
C
I
P
F
Q
L
"
e
e
r
F
d
a
e
L
"
d
a
e
L
2
3
y
a
r
t
r
e
p
0
5
2
C
5
8
o
t
C
0
4
-
T
F
L
1
0
-
I
Y
D
0
4
9
3
8
S
C
I
L
1
0
I
D
0
4
9
3
8
S
C
I
n
o
P
F
Q
L
"
e
e
r
F
d
a
e
L
"
d
a
e
L
2
3
l
e
e
R
d
n
a
e
p
a
T
0
0
0
1
C
5
8
o
t
C
0
4
-