844004AGI
www.icst.com/products/hiperclocks.html
REV. A JUNE 15, 2005
1
Integrated
Circuit
Systems, Inc.
ICS844004I
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
LVDS F
REQUENCY
S
YNTHESIZER
PRELIMINARY
G
ENERAL
D
ESCRIPTION
The ICS844004I is a 4 output LVDS Synthesizer
optimized to generate Fibre Channel reference
clock frequencies and is a member of the
HiPerClocks
TM
family of high performance clock
solutions from ICS. Using a 26.5625MHz 18pF
parallel resonant crystal, the following frequencies can be
generated based on the 2 frequency select pins (F_SEL[1:0]):
212.5MHz, 187.5MHz, 159.375MHz, 156.25MHz, 106.25MHz
and 53.125MHz. The ICS844004I uses ICS' 3
rd
generation
low phase noise VCO technology and can achieve <1ps
typical rms phase jitter, easily meeting Fibre Channel jitter
requirements. The ICS844004I is packaged in a small 24-pin
TSSOP package.
F
EATURES
Four LVDS outputs
Selectable crystal oscillator interface
or LVCMOS/LVTTL single-ended input
Supports the following output frequencies: 212.5MHz,
187.5MHz, 159.375MHz, 156.25MHz, 106.25MHz, 53.125MHz
VCO range: 560MHz - 680MHz
RMS phase jitter @ 212.5MHz, using a 26.5625MHz crystal
(637KHz - 10MHz): 0.65ps (typical)
Full 3.3V or 2.5V supply modes
-40C to 85C ambient operating temperature
HiPerClockSTM
ICS
P
IN
A
SSIGNMENT
1
1
0
1
0
Phase
Detector
VCO
637.5MHz
(w/26.5625MHz
Reference)
M = 24 (fixed)
F_SEL[1:0]
0 0 3
0 1 4
1 0 6
1 1 12
2
OSC
ICS844004I
24-Lead TSSOP
4.40mm x 7.8mm x 0.92mm
package body
G Package
Top View
nQ1
Q1
V
DD
o
Q0
nQ0
MR
nPLL_SEL
nc
V
DDA
F_SEL0
V
DD
F_SEL1
1
2
3
4
5
6
7
8
9
10
11
12
nQ2
Q2
V
DDO
Q3
nQ3
GND
nc
nXTAL_SEL
TEST_CLK
GND
XTAL_IN
XTAL_OUT
24
23
22
21
20
19
18
17
16
15
14
13
B
LOCK
D
IAGRAM
s
t
u
p
n
I
t
u
p
t
u
O
y
c
n
e
u
q
e
r
F
)
z
H
M
(
t
u
p
n
I
y
c
n
e
u
q
e
r
F
)
z
H
M
(
1
L
E
S
_
F
0
L
E
S
_
F
r
e
d
i
v
i
D
M
e
u
l
a
V
r
e
d
i
v
i
D
N
e
u
l
a
V
r
e
d
i
v
i
D
N
/
M
e
u
l
a
V
5
2
6
5
.
6
2
0
0
4
2
3
8
5
.
2
1
2
5
2
6
5
.
6
2
0
1
4
2
4
6
5
7
3
.
9
5
1
5
2
6
5
.
6
2
1
0
4
2
6
4
5
2
.
6
0
1
5
2
6
5
.
6
2
1
1
4
2
2
1
2
5
2
1
.
3
5
6
6
1
4
0
.
6
2
0
1
4
2
4
6
5
2
.
6
5
1
5
7
3
4
.
3
2
0
0
4
2
3
8
5
.
7
8
1
F
REQUENCY
S
ELECT
F
UNCTION
T
ABLE
F_SEL[1:0]
nPLL_SEL
TEST_CLK
XTAL_IN
XTAL_OUT
nXTAL_SEL
MR
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
Pulldown
Pulldown
26.5625MHz
Pulldown
Pulldown
Pulldown
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
844004AGI
www.icst.com/products/hiperclocks.html
REV. A JUNE 15, 2005
3
Integrated
Circuit
Systems, Inc.
ICS844004I
F
EMTO
C
LOCKS
TM C
RYSTAL
-
TO
-
LVDS F
REQUENCY
S
YNTHESIZER
PRELIMINARY
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
CC
4.6V
Inputs, V
I
-0.5V to V
CC
+ 0.5V
Outputs, I
O
Continuous Current
10mA
Surge Current
15mA
Package Thermal Impedance,
JA
70C/W (0 lfpm)
Storage Temperature, T
STG
-65C to 150C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics or AC Character-
istics is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
T
ABLE
3A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DDA
= V
DDO
= 3.3V5%, TA = -40C
TO
85C
T
ABLE
3C. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DD
= V
DDA
= V
DDO
= 3.3V5%
OR
2.5V5%, TA = -40C
TO
85C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
H
I
e
g
a
t
l
o
V
h
g
i
H
t
u
p
n
I
V
D
D
V
3
.
3
=
2
V
D
D
3
.
0
+
V
V
D
D
V
5
.
2
=
7
.
1
V
D
D
3
.
0
+
V
V
L
I
e
g
a
t
l
o
V
w
o
L
t
u
p
n
I
V
D
D
V
3
.
3
=
3
.
0
-
8
.
0
V
V
D
D
V
5
.
2
=
3
.
0
-
7
.
0
V
I
H
I
t
u
p
n
I
t
n
e
r
r
u
C
h
g
i
H
,
R
M
,
K
L
C
_
T
S
E
T
,
1
L
E
S
_
F
,
0
L
E
S
_
F
L
E
S
_
L
A
T
X
n
,
L
E
S
_
L
L
P
n
V
D
D
V
=
N
I
V
5
2
6
.
2
r
o
5
6
4
.
3
=
0
5
1
A
I
L
I
t
u
p
n
I
t
n
e
r
r
u
C
w
o
L
,
R
M
,
K
L
C
_
T
S
E
T
,
1
L
E
S
_
F
,
0
L
E
S
_
F
L
E
S
_
L
A
T
X
n
,
L
E
S
_
L
L
P
n
V
D
D
,
V
5
2
6
.
2
r
o
V
5
6
4
.
3
=
V
N
I
V
0
=
0
5
1
-
A
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
e
r
o
C
5
3
1
.
3
3
.
3
5
6
4
.
3
V
V
A
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
g
o
l
a
n
A
5
3
1
.
3
3
.
3
5
6
4
.
3
V
V
O
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
t
u
p
t
u
O
5
3
1
.
3
3
.
3
5
6
4
.
3
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
D
B
T
A
m
I
A
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
g
o
l
a
n
A
D
B
T
A
m
I
O
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
t
u
p
t
u
O
D
B
T
A
m
T
ABLE
3B. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DDA
= V
DDO
= 2.5V5%, TA = -40C
TO
85C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
e
r
o
C
5
7
3
.
2
5
.
2
5
2
6
.
2
V
V
A
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
g
o
l
a
n
A
5
7
3
.
2
5
.
2
5
2
6
.
2
V
V
O
D
D
e
g
a
t
l
o
V
y
l
p
p
u
S
t
u
p
t
u
O
5
7
3
.
2
5
.
2
5
2
6
.
2
V
I
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
D
B
T
A
m
I
A
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
g
o
l
a
n
A
D
B
T
A
m
I
O
D
D
t
n
e
r
r
u
C
y
l
p
p
u
S
t
u
p
t
u
O
D
B
T
A
m
PDF 
ZIP
