ICS8543BG
www.icst.com/products/hiperclocks.html
REV. C MAY 21, 2001
1
Integrated
Circuit
Systems, Inc.
ICS8543
L
OW
S
KEW
, 1-
TO
-4
LVDS F
ANOUT
B
UFFER
PRELIMINARY
G
ENERAL
D
ESCRIPTION
The ICS8543 is a low skew, high performance
1-to-4 clock fanout buffer and a member of
the HiPerClockSTM family of High Performance
Clock Solutions from ICS. Utilizing Low Voltage
Differential Signaling (LVDS) the ICS8543
provides a low power, low noise, solution for distributing clock
signals over controlled impedances of 100
. The ICS8543
accepts any differential input level and translates it to 3.3V
LVDS output levels.
Guaranteed output and part-to-part skew characteristics
make the ICS8543 ideal for those applications demanding
well defined performance and repeatability.
F
EATURES
4 LVDS outputs
Designed to meet or exceed the requirements of ANSI
TIA/EIA-644
Selectable differential HSTL or LVPECL clock inputs
LVCMOS / LVTTL control inputs
3.3V operating supply
20 lead TSSOP
0C to 70C ambient operating temperature
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
ICS8543
20-Lead TSSOP
G Package
Top View
VEE
CLK_EN
CLK_SEL
HCLK
nHCLK
PCLK
nPCLK
OE
VEE
VDD
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
Q0
nQ0
VDD
Q1
nQ1
Q2
nQ2
VEE
Q3
nQ3
HiPerClockSTM
,&6
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.
OE
HCLK
nHCLK
PCLK
nPCLK
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
0
1
CLK_EN
CLK_SEL
nD
Q
LE
ICS8543BG
www.icst.com/products/hiperclocks.html
REV. C MAY 21, 2001
4
Integrated
Circuit
Systems, Inc.
ICS8543
L
OW
S
KEW
, 1-
TO
-4
LVDS F
ANOUT
B
UFFER
PRELIMINARY
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage
4.6V
Inputs
-0.5V to VDD + 0.5V
Outputs
-0.5V to VDD + 0.5V
Ambient Operating Temperature
0C to 70C
Storage Temperature
-65C to 150C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of product at these condition or any conditions beyond
those listed in the
DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
T
ABLE
4B. LVPECL DC C
HARACTERISTICS
,
VDD = 3.3V5%, T
A
=0C
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
H
I
I
t
n
e
r
r
u
C
h
g
i
H
t
u
p
n
I
K
L
C
P
0
5
1
A
K
L
C
P
n
5
A
L
I
I
t
n
e
r
r
u
C
w
o
L
t
u
p
n
I
K
L
C
P
5
-
A
K
L
C
P
n
0
5
1
-
A
P
P
V
e
g
a
t
l
o
V
t
u
p
n
I
k
a
e
P
-
o
t
-
k
a
e
P
5
1
.
0
3
.
1
V
R
M
C
V
1
E
T
O
N
;
e
g
a
t
l
o
V
t
u
p
n
I
e
d
o
M
n
o
m
m
o
C
5
.
1
3
.
3
V
.
H
I
V
m
u
m
i
n
i
m
e
h
t
s
a
d
e
n
i
f
e
d
s
i
L
C
E
P
V
L
r
o
f
e
g
a
t
l
o
v
e
d
o
m
n
o
m
m
o
C
:
1
E
T
O
N
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
VDD = 3.3V5%, T
A
=0C
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
D
D
V
e
g
a
t
l
o
V
y
l
p
p
u
S
r
e
w
o
P
5
3
1
.
3
3
.
3
5
6
4
.
3
V
E
E
I
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
0
5
A
m
T
ABLE
4C. LVHSTL DC C
HARACTERISTICS
,
VDD = 3.3V5%, T
A
=0C
TO
70C
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
t
s
e
T
m
u
m
i
n
i
M
l
a
c
i
p
y
T
m
u
m
i
x
a
M
s
t
i
n
U
H
I
I
t
n
e
r
r
u
C
h
g
i
H
t
u
p
n
I
K
L
C
H
V
5
3
1
.
3
I
D
D
V
V
5
6
4
.
3
0
5
1
A
K
L
C
H
n
V
5
3
1
.
3
I
D
D
V
V
5
6
4
.
3
5
A
L
I
I
t
n
e
r
r
u
C
w
o
L
t
u
p
n
I
K
L
C
H
V
5
3
1
.
3
I
D
D
V
V
5
6
4
.
3
5
-
A
K
L
C
H
n
V
5
3
1
.
3
I
D
D
V
V
5
6
4
.
3
0
5
1
-
A
P
P
V
e
g
a
t
l
o
V
t
u
p
n
I
k
a
e
P
-
o
t
-
k
a
e
P
5
1
.
0
3
.
1
V
R
M
C
V
1
E
T
O
N
;
e
g
a
t
l
o
V
t
u
p
n
I
e
d
o
M
n
o
m
m
o
C
5
.
0
5
8
.
0
-
D
D
V
V
d
n
a
S
D
V
L
,
M
C
D
h
t
i
w
e
l
b
i
t
a
p
m
o
c
s
i
R
M
C
V
.
e
g
a
t
l
o
v
r
e
v
o
s
s
o
r
c
e
h
t
s
a
d
e
n
i
f
e
d
s
i
L
T
S
H
r
o
f
e
g
a
t
l
o
v
e
d
o
m
n
o
m
m
o
C
:
1
E
T
O
N
.
s
t
u
p
n
i
L
T
S
S
ICS8543BG
www.icst.com/products/hiperclocks.html
REV. C MAY 21, 2001
6
Integrated
Circuit
Systems, Inc.
ICS8543
L
OW
S
KEW
, 1-
TO
-4
LVDS F
ANOUT
B
UFFER
PRELIMINARY
P
ACKAGE
O
UTLINE
- G S
UFFIX
T
ABLE
6. P
ACKAGE
D
IMENSIONS
Reference Document: JEDEC Publication 95, MO-153
L
O
B
M
Y
S
s
r
e
t
e
m
i
l
l
i
M
s
e
h
c
n
I
N
I
M
X
A
M
N
I
M
X
A
M
N
0
2
A
-
-
0
2
.
1
-
-
7
4
0
.
0
1
A
5
0
.
0
5
1
.
0
2
0
0
.
0
6
0
0
.
0
2
A
0
8
.
0
5
0
.
1
2
3
0
.
0
1
4
0
.
0
b
9
1
.
0
0
3
.
0
7
0
0
.
0
2
1
0
.
0
c
9
0
.
0
0
2
.
0
5
3
0
0
.
0
8
0
0
.
0
D
0
4
.
6
0
6
.
6
2
5
2
.
0
0
6
2
.
0
E
C
I
S
A
B
0
4
.
6
C
I
S
A
B
2
5
2
.
0
1
E
0
3
.
4
0
5
.
4
9
6
1
.
0
7
7
1
.
0
e
C
I
S
A
B
5
6
.
0
C
I
S
A
B
6
5
2
0
.
0
L
5
4
.
0
5
7
.
0
8
1
0
.
0
0
3
0
.
0
0
8
0
8
a
a
a
-
-
0
1
.
0
-
-
4
0
0
.
0
D
E1
E
aaa C
SEATING
PLANE
-C-
e
A
N
A1
A2
b
c
L
10
11
20
1
ICS8543BG
www.icst.com/products/hiperclocks.html
REV. C MAY 21, 2001
7
Integrated
Circuit
Systems, Inc.
ICS8543
L
OW
S
KEW
, 1-
TO
-4
LVDS F
ANOUT
B
UFFER
PRELIMINARY
T
ABLE
7. O
RDERING
I
NFORMATION
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use
or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use
in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are
not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS
product for use in life support devices or critical medical instruments.
r
e
b
m
u
N
r
e
d
r
O
/
t
r
a
P
g
n
i
k
r
a
M
e
g
a
k
c
a
P
t
n
u
o
C
e
r
u
t
a
r
e
p
m
e
T
G
B
3
4
5
8
S
C
I
G
B
3
4
5
8
S
C
I
P
O
S
S
T
d
a
e
l
0
2
e
b
u
t
r
e
p
2
7
C
0
7
o
t
C
0
T
G
B
3
4
5
8
S
C
I
G
B
3
4
5
8
S
C
I
l
e
e
R
d
n
a
e
p
a
T
n
o
P
O
S
S
T
d
a
e
l
0
2
0
0
5
2
C
0
7
o
t
C
0
PDF 
ZIP
