ChipFind - документация

Электронный компонент: IDT49FCT805B

Скачать:  PDF   ZIP
FCT_805
background image
1
IDT49FCT805/A
FAST CMOS BUFFER/CLOCK DRIVER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
JANUARY 2001
2001 Integrated Device Technology, Inc.
DSC-5836/2
c
IDT49FCT805/A
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
FAST CMOS
BUFFER CLOCK/DRIVER
DESCRIPTION:
The 49FCT805 is a non-inverting buffer/clock driver built using ad-
vanced dual metal CMOS technology. Each bank consists of two banks of
drivers. Each bank drives five output buffers from a standard TTL
compatible input. These devices feature a "heart-beat" monitor for
diagnostics and PLL driving. The MON output is identical to all other outputs
and complies with the output specifications in this document.
The 49FCT805 offers low capacitance inputs and hysteresis. Rail-to-rail
output swing improves noise margin and allows easy interface with CMOS
inputs.
FUNCTIONAL BLOCK DIAGRAM
IN
A
IN
B
OE
B
OE
A
OA
1
-OA
5
OB
1
-OB
5
MON
5
5
FEATURES:
-
0.5 MICRON CMOS Technology
-
Guaranteed low skew < 700ps (max.)
-
Low duty cycle distortion < 1ns (max.)
-
Low CMOS power levels
-
TTL compatible inputs and outputs
-
Rail-to-rail output voltage swing
-
High drive: -24mA I
OH
, +64mA I
OL
-
Two independent output banks with 3-state control
-
1:5 fanout per bank
-
"Heartbeat" monitor output
-
Available in SOIC and SSOP packages
background image
2
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT49FCT805/A
FAST CMOS BUFFER/CLOCK DRIVER
PIN CONFIGURATION
SOIC/ SSOP
TOP VIEW
V
C CA
O A
1
O A
2
G ND
A
(1)
IN
A
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
1
O A
3
O A
4
O A
5
O E
A
V
C C
O B
1
G ND
B
M ON
IN
B
O B
2
O B
3
O B
4
O B
5
O E
B
SO 20-2
SO 20-7
NC
NOTE:
1. Pin 8 is not internally connected on devices with a "K" prefix in the date
code. On older devices, pin 8 is internally connected to GND. To insure
compatibility with all products, pin 8 should be connected to GND at the board
level.
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
Rating
Max.
Unit
V
TERM(2)
Terminal Voltage with Respect to GND
0.5 to +7
V
V
TERM(3)
Terminal Voltage with Respect to GND
0.5 to V
CC
+0.5
V
T
STG
Storage Temperature
65 to +150
C
I
OUT
DC Output Current
60 to +120
mA
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or
any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect reliability. No
terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Input and Vcc terminals.
3. Output and I/O terminals.
CAPACITANCE (T
A
= +25
O
C, f = 1.0MHz)
Symbol
Parameter
(1)
Conditions
Typ.
Max.
Unit
C
IN
Input Capacitance
V
IN
= 0V
4.5
6
pF
C
OUT
Output Capacitance
V
OUT
= 0V
5.5
8
pF
NOTE:
1. This parameter is measured at characterization but not tested.
PIN DESCRIPTION
Pin Names
Description
OE
A
,
OE
B
3-State Output Enable Inputs (Active LOW)
IN
A
, IN
B
Clock Inputs
OAn, OBn
Clock Outputs
MON
Monitor Output
FUNCTION TABLE
(1)
Inputs
Outputs
OE
A
, OE
B
IN
A
, IN
B
OAn, OBn
MON
L
L
L
L
L
H
H
H
H
L
Z
L
H
H
Z
H
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
Z = High-Impedance
background image
3
IDT49FCT805/A
FAST CMOS BUFFER/CLOCK DRIVER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: V
LC
= 0.2V; V
HC
= V
CC
- 0.2V
Commercial: T
A
= 0C to +70C, Industrial: T
A
= -40C to +85C, V
CC
= 5.0V 5%
Symbol
Parameter
Test Conditions
(1)
Min.
Typ.
(2)
Max.
Unit
V
IH
Input HIGH Level
Guaranteed Logic HIGH Level
2
--
--
V
V
IL
Input LOW Level
Guaranteed Logic LOW Level
--
--
0.8
V
I
I H
Input HIGH Current
V
CC
= Max.
V
I
= V
CC
--
--
1
A
I
I L
Input LOW Current
V
CC
= Max.
V
I
= GND
--
--
1
A
I
OZH
Off State (HIGH Z) Output Current
V
CC
= Max.
V
O
= V
CC
--
--
1
A
I
OZL
V
O
= GNS
--
--
1
V
IK
Clamp Diode Voltage
V
CC
= Min., I
IN
= 18mA
--
0.7
1.2
V
I
OS
Short Circuit Current
V
CC
= Max.
(3)
, V
O
= GND
60
120
--
mA
V
OH
Output HIGH Voltage
V
CC
= 3V, V
IN
= V
LC
or V
HC,
I
OH
= -32 A
V
HC
V
CC
--
V
V
CC
= Min.
I
OH
= -300 A
V
HC
V
CC
--
V
IN
= V
IH
or V
IL
I
OH
= -15mA
3.6
4.3
--
I
OH
= -24mA
2.4
3.8
--
V
OL
Output LOW Voltage
V
CC
= 3V, V
IN
= V
LC
or V
HC,
I
OL
= 300 A
--
GND
V
LC
V
V
CC
= Min.
I
OL
= 300mA
--
GND
V
LC
V
IN
= V
IH
or V
IL
I
OL
= 64mA
--
0.3
0.55
V
H
Input Hysteresis for all inputs
--
--
200
--
mV
I
CC
Quiescent Power Supply Current
V
CC
= Max., V
IN
=
GND or
V
CC
--
5
500
A
NOTES:
1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25C ambient.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
background image
4
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT49FCT805/A
FAST CMOS BUFFER/CLOCK DRIVER
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 5.0V, +25C ambient.
3. Per TTL driven input (V
IN
= 3.4V). All other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
CC
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
I
CC
D
H
N
T
+ I
CCD
(f
O
N
O
)
I
CC
= Quiescent Current (I
CCL
, I
CCH
, and I
CCZ
)
I
CC
= Power Supply Current for a TTL High Input (V
IN
= 3.4V)
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
O
= Output Frequency
N
O
= Number of Outputs at f
O
All currents are in milliamps and all frequencies are in megahertz.
POWER SUPPLY CHARACTERISTICS
Symbol
Parameter
Test Conditions
(1)
Min.
Typ.
(2)
Max.
Unit
I
CC
Quiescent Power Supply Current
TTL Inputs HIGH
V
CC
= Max.
V
IN
= 3.4V
(3)
--
1
2.5
mA
I
CCD
Dynamic Power Supply Current
(4)
V
CC
= Max.
Outputs Open
OE
A
=
OE
B
= GND
50% Duty Cycle
V
IN
= V
CC
V
IN
= GND
--
0.15
0.2
mA/
MHz/bit
I
C
Total Power Supply Current
(6)
V
CC
= Max.
Outputs Open
fo = 10MHz
V
IN
= V
CC
V
IN
= GND
--
1.5
2.5
mA
50% Duty Cycle
OE
A
=
OE
B
=V
CC
Mon. Output Toggling
V
IN
= 3.4V
V
IN
= GND
--
2
3.8
V
CC
= Max.
Outputs Open
fo = 2.5MHz
V
IN
= V
CC
V
IN
= GND
--
4.1
6
(5)
50% Duty Cycle
OE
A
=
OE
B
= GND
Eleven Outputs Toggling
V
IN
= 3.4V
V
IN
= GND
--
5.1
8.5
(5)
background image
5
IDT49FCT805/A
FAST CMOS BUFFER/CLOCK DRIVER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
(1)
FCT805
FCT805A
Symbol
Parameter
Condition
(2)
Min
.
Max
.
Min
.
Max
.
Unit
t
PLH
t
PHL
Propagation Delay
IN
A
to OAn, IN
B
to OBn
C
L
= 50pF
R
L
= 500
1.5
5.6
1.5
5.3
ns
t
R
Output Rise Time
--
1.5
--
1.5
ns
t
F
Output Fall Time
--
1.5
--
1.5
ns
t
SK
(o)
Output skew: skew between outputs of all banks of same package (inputs
tied together)
--
0.7
--
0.7
ns
t
SK
(p)
Pulse skew: skew between opposite transitions of same output (|t
PHL
t
PLH
|)
--
1
--
1
ns
t
SK
(pp)
Part-to-part skew: skew between outputs of different packages at same
power supply voltage, temperature, package type and speed grade
--
1.5
--
1.5
ns
t
PZL
t
PZH
Output Enable Time
OE
A
to OAn,
OE
B
to OBn
1.5
8
1.5
8
ns
t
PLZ
t
PHZ
Output Disable Time
OE
A
to OAn,
OE
B
to OBn
1.5
7
1.5
7
ns
NOTES:
1. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature, and process parameters. These propagation delay
limits do not imply skew.
2. See Test Circuits and Waveforms.