Integrated Device Technology, Inc.
DESCRIPTION:
The FCT3244/A octal buffer/line drivers are built using
advanced dual metal CMOS technology. These high-speed,
low-power buffers are designed to be used as memory data
and address drivers, clock drivers, and bus-oriented transmit-
ter/receivers. The three-state controls are designed to oper-
ate these devices in a dual-nibble or single-byte mode. All
inputs are designed with hysteresis for improved noise mar-
gin.
IDT54/74FCT3244/A
3.3V CMOS OCTAL
BUFFER/LINE DRIVER
1
Y
1
1
Y
2
1
Y
3
1
Y
4
1
A
1
1
A
2
1
A
3
1
A
4
2
OE
2
A
1
2
A
2
2
A
3
2
A
4
2
Y
1
2
Y
2
2
Y
3
2
Y
4
2779 drw 01
1
OE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
1
2779 drw 02
FEATURES:
0.5 MICRON CMOS Technology
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
25 mil Center SSOP and QSOP Packages
Extended commercial range of -40
C to +85
C
V
CC
= 3.3V
0.3V, Normal Range or
V
CC
= 2.7V to 3.6V, Extended Range
CMOS power levels (0.4
W typ. static)
Rail-to-Rail output swing for increased noise margin
Military product compliant to MIL-STD-883, Class B
MILITARY AND COMMERCIAL TEMPERATURE RANGES
DECEMBER 1995
1996 Integrated Device Technology, Inc.
8.11
DSC-2779/4
PIN CONFIGURATIONS
FUNCTIONAL BLOCK DIAGRAM
5
6
7
8
9
10
1
2
3
4
20
19
18
17
16
15
14
13
12
11
GND
A
1
Y
4
A
2
1
OE
Y
3
A
3
Y
2
A
4
Y
1
1
Y
2
A
1
Y
2
A
1
Y
2
A
1
Y
2
A
Vcc
1
2
OE
4
2
3
3
2
4
1
P20-1
D20-1
SO20-2
SO20-7
&
SO20-8
1
2
1
2
1
2
1
2
DIP/SOIC/SSOP/QSOP
TOP VIEW
IDT54/74FCT3244/A
3.3V CMOS OCTAL BUFFER/LINE DRIVER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
8.11
2
NOTE:
1. H = HIGH Voltage Level
X = Don't Care
L = LOW Voltage Level
Z = High Impedance
PIN DESCRIPTION
ABSOLUTE MAXIMUM RATINGS
(1)
CAPACITANCE
(T
A
= +25
C, f = 1.0MHz)
FUNCTION TABLE
(1)
2779 tbl 01
2779 tbl 02
2779 lnk 04
NOTE:
1. This parameter is measured at characterization but not tested.
Symbol
Rating
Commercial
Military
Unit
V
TERM(2)
Terminal Voltage
with Respect to
GND
0.5 to +4.6
0.5 to +4.6
V
V
TERM(3)
Terminal Voltage
with Respect to
GND
0.5 to +7.0
0.5 to +7.0
V
V
TERM(4)
Terminal Voltage
with Respect to
GND
0.5 to
V
CC
+ 0.5
0.5 to
V
CC
+ 0.5
V
T
A
Operating
Temperature
40 to +85
55 to +125
C
T
BIAS
Temperature
Under Bias
55 to +125
65 to +135
C
T
STG
Storage
Temperature
55 to +125
65 to +150
C
P
T
Power Dissipation
1.0
1.0
W
I
OUT
DC Output
Current
60 to +60 60 to +60 mA
2779 lnk 03
Symbol
Parameter
(1)
Conditions
Typ.
Max.
Unit
C
IN
Input
Capacitance
V
IN
= 0V
3.5
6.0
pF
C
OUT
Output
Capacitance
V
OUT
= 0V
4.0
8.0
pF
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-
INGS may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is
not implied. Exposure to absolute maximum rating conditions for ex-
tended periods may affect reliability.
2. Vcc terminals.
3. Input terminals.
4. Output and I/O terminals.
Pin Names
Description
x
OE
3State Output Enable Inputs (Active LOW)
xAx
Data Inputs
xYx
3-State Outputs
Inputs
Outputs
x
OE
OE
xAx
xYx
L
L
L
L
H
H
H
X
Z
IDT54/74FCT3244/A
3.3V CMOS OCTAL BUFFER/LINE DRIVER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
8.11
3
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Commercial: T
A
= 40
C to +85
C, V
CC
= 2.7V to 3.6V; Military: T
A
= 55
C to +125
C, V
CC
= 2.7V to 3.6V
Symbol
Parameter
Test Conditions
(1)
Min.
Typ.
(2)
Max.
Unit
V
IH
Input HIGH Level (Input pins)
Guaranteed Logic HIGH Level
2.0
--
5.5
V
Input HIGH Level (I/O pins)
2.0
--
V
CC
+0.5
V
IL
Input LOW Level
Guaranteed Logic LOW Level
0.5
--
0.8
V
(Input and I/O pins)
I
I H
Input HIGH Current (Input pins)
(6)
V
CC
= Max.
V
I
= 5.5V
--
--
1
A
Input HIGH Current (I/O pins)
(6)
V
I
= V
CC
--
--
1
I
I L
Input LOW Current (Input pins)
(6)
V
I
= GND
--
--
1
Input LOW Current (I/O pins)
(6)
V
I
= GND
--
--
1
I
OZH
High Impedance Output Current
V
CC
= Max.
V
O
= V
CC
--
--
1
A
I
OZL
(3-State Output pins)
(6)
V
O
= GND
--
--
1
V
IK
Clamp Diode Voltage
V
CC
= Min., I
IN
= 18mA
--
0.7
1.2
V
I
ODH
Output HIGH Current
V
CC
= 3.3V, V
IN
= V
IH
or V
IL,
V
O
= 1.5V
(3)
36
60
110
mA
I
ODL
Output LOW Current
V
CC
= 3.3V, V
IN
= V
IH
or V
IL,
V
O
= 1.5V
(3)
50
90
200
mA
V
OH
Output HIGH Voltage
V
CC
= Min.
I
OH
= 0.1mA
V
CC
0.2
--
--
V
V
IN
= V
IH
or V
IL
I
OH
= 3mA
2.4
3.0
--
V
CC
= 3.0V
V
IN
= V
IH
or V
IL
I
OH
= 6mA MIL.
I
OH
= 8mA COM'L.
2.4
(5)
3.0
--
V
OL
Output LOW Voltage
V
CC
= Min.
I
OL
= 0.1mA
--
--
0.2
V
V
IN
= V
IH
or V
IL
I
OL
= 16mA
--
0.2
0.4
I
OL
= 24mA
--
0.3
0.55
V
CC
= 3.0V
V
IN
= V
IH
or V
IL
I
OL
= 24mA
--
0.3
0.50
I
OS
Short Circuit Current
(4)
V
CC
= Max., V
O
= GND
(3)
60
135
240
mA
V
H
Input Hysteresis
--
--
150
--
mV
I
CCL
I
CCH
Quiescent Power Supply Current
V
CC
= Max.,
V
IN
= GND or V
CC
COM'L.
--
0.1
10
A
I
CCZ
MIL.
--
0.1
100
2779 lnk 05
NOTES:
1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 3.3V, +25
C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. V
OH
= V
CC
0.6V at rated current.
6. The test limits for this parameter is
5
A at T
A
= 55
C.
IDT54/74FCT3244/A
3.3V CMOS OCTAL BUFFER/LINE DRIVER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
8.11
4
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Propagation Delays and Enable/Disable times are with V
CC
= 3.3V
0.3V, Normal Range. For V
CC
= 2.7V to 3.6V, Extended Range, all Propagation Delays
and Enable/Disable times should be degraded by 20%.
POWER SUPPLY CHARACTERISTICS
FCT3244
FCT3244A
Com'l.
Mil.
Com'l.
Mil.
Symbol
Parameter
Condition
(1)
Min.
(2)
Max.
Min.
(2)
Max.
Min.
(2)
Max.
Min.
(2)
Max.
Unit
t
PLH
t
PHL
Propagation Delay
xAx to xYx
C
L
= 50pF
R
L
= 500
1.5
6.5
1.5
7.0
1.5
4.8
1.5
5.1
ns
t
PZH
t
PZL
Output Enable Time
1.5
8.0
1.5
8.5
1.5
6.2
1.5
6.5
ns
t
PHZ
t
PLZ
Output Disable Time
1.5
7.0
1.5
7.5
1.5
5.6
1.5
5.9
ns
2779 tbl 07
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
(3)
NOTES:
1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
CC
= 3.3V, +25
C ambient.
3. Per TTL driven input; all other inputs at V
CC
or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I
CC
formula. These limits are guaranteed but not tested.
6. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
DYNAMIC
I
C
= I
CC
+
I
CC
D
H
N
T
+ I
CCD
(f
CP
N
CP
/2 + fiNi)
I
CC
= Quiescent Current (I
CCL,
I
CCH
and
I
CCZ
)
I
CC
= Power Supply Current for a TTL High Input
D
H
= Duty Cycle for TTL Inputs High
N
T
= Number of TTL Inputs at D
H
I
CCD
= Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
f
CP
= Clock Frequency for Register Devices (Zero for Non-Register Devices)
N
CP
= Number of Clock Inputs at f
CP
f
i
= Input Frequency
N
i
= Number of Inputs at fi
2779 tbl 06
Symbol
Parameter
Test Conditions
(1)
Min.
Typ.
(2)
Max.
Unit
I
CC
Quiescent Power Supply Current
V
CC
= Max.
V
IN
= V
CC
0.6V
(3)
--
2.0
30
A
I
CCD
Dynamic Power Supply
Current
(4)
V
CC
= Max.
Outputs Open
50% Duty Cycle
x
OE
= GND
One Input Toggling
V
IN
= V
CC
V
IN
= GND
--
60
85
A/
MHz
I
C
Total Power Supply Current
(6)
V
CC
= Max.
V
IN
= V
CC
--
0.6
0.9
mA
Outputs Open
V
IN
= GND
fi = 10MHz
50% Duty Cycle
x
OE
= GND
V
IN
= V
CC
0.6V
V
IN
= GND
--
0.6
0.9
One Bit Toggling
V
CC
= Max.
Outputs Open
fi = 2.5MHz
V
IN
= V
CC
V
IN
= GND
--
1.2
1.7
(5)
50% Duty Cycle
x
OE
= GND
Eight Bits Toggling
V
IN
= V
CC
0.6V
V
IN
= GND
--
1.2
1.8
(5)
IDT54/74FCT3244/A
3.3V CMOS OCTAL BUFFER/LINE DRIVER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
8.11
5
NOTES:
1. Diagram shown for input Control Enable-LOW and input Control Disable-
HIGH.
2. Pulse Generator for All Pulses: Rate
1.0MHz; t
F
2.5ns; t
R
2.5ns.
3. If V
CC
is below 3V, input voltage swings should be adjusted not to exceed
V
CC
.
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
3V
1.5V
0V
DATA
INPUT
TIMING
INPUT
ASYNCHRONOUS CONTROL
PRESET
CLEAR
ETC.
SYNCHRONOUS CONTROL
t
SU
t
H
t
REM
t
SU
t
H
HIGH-LOW-HIGH
PULSE
LOW-HIGH-LOW
PULSE
t
W
1.5V
1.5V
SAME PHASE
INPUT TRANSITION
3V
1.5V
0V
1.5V
V
OH
t
PLH
OUTPUT
OPPOSITE PHASE
INPUT TRANSITION
3V
1.5V
0V
t
PLH
t
PHL
t
PHL
V
OL
CONTROL
INPUT
3V
1.5V
0V
3V
0V
OUTPUT
NORMALLY
LOW
OUTPUT
NORMALLY
HIGH
SWITCH
6V
SWITCH
GND
V
OL
0.3V
0.3V
t
PLZ
t
PZL
t
PZH
t
PHZ
3V
0V
1.5V
1.5V
ENABLE
DISABLE
V
OH
PRESET
CLEAR
CLOCK ENABLE
ETC.
Pulse
Generator
R
T
D.U.T.
V
CC
V
IN
C
L
V
OUT
50pF
500
500
GND
6V
Open
ENABLE AND DISABLE TIMES
PROPAGATION DELAY
SET-UP, HOLD AND RELEASE TIMES
PULSE WIDTH
SWITCH POSITION
TEST CIRCUITS AND WAVEFORMS
TEST CIRCUITS FOR ALL OUTPUTS
2779 drw 07
2779 drw 05
2779 drw 04
2779 drw 03
2779 drw 06
Test
Switch
Open Drain
Disable Low
Enable Low
6V
Disable High
Enable High
GND
All Other tests
Open
DEFINITIONS:
C
L
=
Load capacitance: includes jig and probe capacitance.
R
T
=
Termination resistance: should be equal to Z
OUT
of the Pulse
Generator.
2779 lnk 08
PDF 
ZIP