N e v e r s t o p t h i n k i n g .
M i c r o c o n t r o l l e r s
D a t a S h e e t , V 1 . 0 , O c t . 2 0 0 1
C 1 6 7 C S - L 1 6 M 3 V
L o w P o w e r
1 6 - B i t S i n g l e - C h i p M i c r o c o n t r o l l e r
Edition 2001-10
Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
D-81541 Mnchen, Germany
Infineon Technologies AG 2001.
All Rights Reserved.
Attention please!
The information herein is given to describe certain components and shall not be considered as warranted
characteristics.
Terms of delivery and rights to technical change reserved.
We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding
circuits, descriptions and charts stated herein.
Infineon Technologies is an approved CECC manufacturer.
Information
For further information on technology, delivery terms and conditions and prices please contact your nearest
Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address
list).
Warnings
Due to technical requirements components may contain dangerous substances. For information on the types in
question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.
M i c r o c o n t r o l l e r s
D a t a S h e e t , V 1 . 0 , O c t . 2 0 0 1
N e v e r s t o p t h i n k i n g .
C 1 6 7 C S - L 1 6 M 3 V
L o w P o w e r
1 6 - B i t S i n g l e - C h i p M i c r o c o n t r o l l e r
Controller Area Network (CAN): License of Robert Bosch GmbH
C167CS-3V
Revision History:
2001-10
V1.0
Previous Version:
---
Page
Subjects (major changes)
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
mcdocu.comments@infineon.com
Data Sheet
1
V1.0, 2001-10
C167CS-3V
16-Bit Single-Chip Microcontroller
C166 Family
C167CS-3V
High Performance 16-bit CPU with 4-Stage Pipeline
125 ns Instruction Cycle Time at 16 MHz CPU Clock
625 ns Multiplication (16
16 bit), 1250 ns Division (32/16 bit)
Enhanced Boolean Bit Manipulation Facilities
Additional Instructions to Support HLL and Operating Systems
Register-Based Design with Multiple Variable Register Banks
Single-Cycle Context Switching Support
16 MBytes Total Linear Address Space for Code and Data
1024 Bytes On-Chip Special Function Register Area
16-Priority-Level Interrupt System with 56 Sources, Sample-Rate down to 62 ns
8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via
Peripheral Event Controller (PEC)
Clock Generation via on-chip PLL (factors 1:1.5/2/2.5/3/4/5),
via prescaler or via direct clock input
On-Chip Memory Modules
3 KBytes On-Chip Internal RAM (IRAM)
8 KBytes On-Chip Extension RAM (XRAM)
On-Chip Peripheral Modules
24-Channel 10-bit A/D Converter with Programmable Conversion Time
down to 7.8
s
Two 16-Channel Capture/Compare Units
4-Channel PWM Unit
Two Multi-Functional General Purpose Timer Units with 5 Timers
Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
Two On-Chip CAN Interfaces (Rev. 2.0B active) with 2
15 Message Objects
(Full CAN/Basic CAN), can work on one bus with 30 objects
On-Chip Real Time Clock
Up to 16 MBytes External Address Space for Code and Data
Programmable External Bus Characteristics for Different Address Ranges
Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit
Data Bus Width
Five Programmable Chip-Select Signals
Hold- and Hold-Acknowledge Bus Arbitration Support
Idle, Sleep, and Power Down Modes with Flexible Power Management
Programmable Watchdog Timer and Oscillator Watchdog
Up to 111 General Purpose I/O Lines,
partly with Selectable Input Thresholds and Hysteresis
PDF 
ZIP