ChipFind - документация

Электронный компонент: IA188ES-PTQ100I

Скачать:  PDF   ZIP
innov
ASIC
Copyright
2003







IA186ES/IA188ES
8/16-BIT Microcontrollers
Preliminary Data Sheet
IA186ES/IA188ES
Preliminary
Data Sheet
8/16-BIT MICROCONTROLLERS
Copyright
2003
ENG21 1 030117-00 www.innovasic.com
innovASIC Customer Support:
The End of Obsolescence
Page 2 of 134 1.888.824.4184
Data Sheet Contents
FEATURES
..........................................................................................................................................4
Description
............................................................................................................................................5
Bus Interface and Control
..............................................................................................................7
Peripheral Control and Registers
................................................................................................8
Baud Rates
......................................................................................................................................27
Clock and Power Management
.................................................................................................55
System Clocks.
..............................................................................................................................55
Power-Save Mode
............................................................................................................................56
Initialization and Reset
..................................................................................................................56
Reset Configuration Register.
....................................................................................................56
Chip-Selects
........................................................................................................................................56
Chip-Select Timing
.........................................................................................................................57
Ready and Wait-State Programming
........................................................................................57
Chip-Select Overlap
.....................................................................................................................57
Upper Memory Chip Select
........................................................................................................58
Low Memory Chip Select
...........................................................................................................58
Midrange Memory Chip Selects
...............................................................................................58
Peripheral Chip Selects
................................................................................................................59
Refresh Control
.................................................................................................................................59
Interrupt Control
...............................................................................................................................59
Interrupt Types
..................................................................................................................................61
Timer Control
.....................................................................................................................................62
Watchdog Timer
...............................................................................................................................62
Direct Memory Access (DMA)
.................................................................................................63
DMA Operation
................................................................................................................................64
DMA Channel Control Registers
..............................................................................................64
DMA Priority
.................................................................................................................................65
Pulse Width Demodulation
.........................................................................................................65
Asynchronous Serial Ports
..........................................................................................................66
Programmable I/O (PIO)
..............................................................................................................67
Pin Descriptions
................................................................................................................................69
Instruction Set Summary
..............................................................................................................83
Absolute Maximum Ratings
.......................................................................................................99
IA186ES/IA188ES
Preliminary
Data Sheet
8/16-BIT MICROCONTROLLERS
Copyright
2003
ENG21 1 030117-00 www.innovasic.com
innovASIC Customer Support:
The End of Obsolescence
Page 3 of 134 1.888.824.4184
DC Characteristics Over Commercial Operating Ranges
............................................99
AC Characteristics
.........................................................................................................................100
Alphabetic Key to Waveform Parameters
............................................................................100
Numeric Key to Waveform Parameters
................................................................................102
Waveforms
....................................................................................................................................104
IA186ES 100 Pin PQFP
........................................................119
IA186ES - TQFP 100 Pin
..........................................................................................................122
IA188ES 100 Pin PQFP
............................................................................................................125
IA188ES - 100 Pin TQFP
.........................................................................................................128
Physical Dimensions
....................................................................................................................131
PQFP 100
......................................................................................................................................131
TQFP 100
......................................................................................................................................133
Ordering Information
...................................................................................................................134
IA186ES-PQF100I ..............................................................................................................................134
IA186ES-PTQ100I ..............................................................................................................................134
IA188ES-PQF100I ..............................................................................................................................134
IA188ES-PTQ100I ..............................................................................................................................134
IA186ES/IA188ES
Preliminary
Data Sheet
8/16-BIT MICROCONTROLLERS
Copyright
2003
ENG21 1 030117-00 www.innovasic.com
innovASIC Customer Support:
The End of Obsolescence
Page 4 of 134 1.888.824.4184
FEATURES
Pin-for-Pin compatible with AMD
Am186ES/188ES devices
All features are retained, including:
PLL allowing same crystal/system clock frequency
8086/8088 instruction set with additional 186 instruction set extensions
Programmable interrupt controller
Two DMA channels
Three 16-bit timers
Programmable chip select logic and wait-state generator
Dedicated watch dog timer
Two independent asynchronous serial ports (UARTs)
o
DMA capability
o
Hardware flow control
o
7, 8, or 9-bit data capability
Pulse Width Demodulator feature
Up to 32 programmable I/O pins (PIO)
Pseudo-static/dynamic RAM controller
Fully static CMOS design
40 MHz operation at industrial operating conditions
+5 VDC power supply
Available packages:
o
100-pin Thin Quad Flat Pack (TQFP)
o
100-pin Plastic Quad Flat Pack (PQFP)


The IA186ES/188ES is a form, fit, and function replacement for the original Advanced Micro Devices
Am186ES/188ES family of microcontrollers. InnovASIC produces replacement ICs using its MILES
TM
,
or Managed IC Lifetime Extension System, cloning technology. This technology produces replacement
ICs far more complex than "emulation" while ensuring they are compatible with the original IC.
MILES
TM
captures the design of a clone so it can be produced even as silicon technology advances.
MILES
TM
also verifies the clone against the original IC so that even the "undocumented features" are
duplicated.

This Data Sheet contains preliminary information for the IA186ES/188ES. The complete data sheet
which documents all necessary engineering information about the IA186ES/188ES including functional
and I/O descriptions, electrical characteristics, and applicable timing will be available when the device
nears completion.
IA186ES/IA188ES
Preliminary
Data Sheet
8/16-BIT MICROCONTROLLERS
Copyright
2003
ENG21 1 030117-00 www.innovasic.com
innovASIC Customer Support:
The End of Obsolescence
Page 5 of 134 1.888.824.4184
Description
The IA186ES/188ES family of microcontrollers replaces obsolete AMD
Am186ES/188ES devices,
allowing customers to retain existing board designs, software compilers/assemblers, and emulation tools,
thereby avoiding expensive redesign efforts.

The IA186ES/188ES microcontrollers are an upgrade for the 80C186/188 microcontroller designs, with
integrated peripherals to provide increased functionality and reduce system costs. The InnovASIC
devices are designed to satisfy requirements of embedded products designed for telecommunications,
office automation and storage, and industrial controls.

A block diagram of the IA186ES/188ES microcontroller is depicted in Figure 1.