ChipFind - документация

Электронный компонент: IN74ACT109

Скачать:  PDF   ZIP
IN74ACT109
1
D
UAL
J-K
F
LIP
-F
LOP
WITH
S
ET AND
R
ESET
High-Speed Silicon-Gate CMOS
The IN74ACT109 is identical in pinout to the LS/ALS109,
HC/HCT109. The IN74ACT109 may be used as a level converter
for interfacing TTL or NMOS outputs to High Speed CMOS inputs.
This device consists of two J-K flip-flops with individual set,
reset, and clock inputs. Changes at the inputs are reflected at the
outputs with the next low-to-high transition of the clock. Both Q to
Q outputs are available from each flip-flop.
TTL/NMOS Compatible Input Levels
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 4.5 to 5.5 V
Low Input Current: 1.0 A; 0.1 A @ 25C
Outputs Source/Sink 24 mA
ORDERING INFORMATION
IN74ACT109N Plastic
IN74ACT109D SOIC
T
A
= -40
to 85 C for all
packages
LOGIC DIAGRAM
PIN 16=V
CC
PIN 8 = GND
PIN ASSIGNMENT
FUNCTION TABLE
Inputs Outputs
Set
Reset
Clock J K Q Q
L H X X
X
H L
H L X X
X
L H
L L X X
X
H
*
H
*
H H L
L L H
H H H
L Toggle
H H L
H
No
Change
H H H
H
H L
H H L X
X
No
Change
X = Don't care
*
Both outputs will remain high as long as
Set and Reset are low, but the output
states are unpredictable if Set and Reset
go high simultaneously.
IN74ACT109
2
MAXIMUM RATINGS
*
Symbol Parameter
Value
Unit
V
CC
DC Supply Voltage (Referenced to GND)
-0.5 to +7.0
V
V
IN
DC Input Voltage (Referenced to GND)
-0.5 to V
CC
+0.5
V
V
OUT
DC Output Voltage (Referenced to GND)
-0.5 to V
CC
+0.5
V
I
IN
DC Input Current, per Pin
20
mA
I
OUT
DC Output Sink/Source Current, per Pin
50
mA
I
CC
DC Supply Current, V
CC
and GND Pins
50
mA
P
D
Power Dissipation in Still Air, Plastic DIP+
SOIC Package+
750
500
mW
Tstg
Storage Temperature
-65 to +150
C
T
L
Lead Temperature, 1 mm from Case for 10
Seconds
(Plastic DIP or SOIC Package)
260
C
*
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/
C from 65 to 125C
SOIC Package: : - 7 mW/
C from 65 to 125C

RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Min
Max
Unit
V
CC
DC Supply Voltage (Referenced to GND)
4.5
5.5
V
V
IN
, V
OUT
DC Input Voltage, Output Voltage (Referenced to
GND)
0 V
CC
V
T
J
Junction Temperature (PDIP)
140
C
T
A
Operating Temperature, All Package Types
-40
+85
C
I
OH
Output Current - High
-24
mA
I
OL
Output Current - Low
24
mA
t
r
, t
f
Input Rise and Fall Time
*
(except Schmitt Inputs)
V
CC
=4.5 V
V
CC
=5.5 V
0
0
10
8.0
ns/V
*
V
IN
from 0.8 V to 2.0 V
This device contains protection circuitry to guard against damage due to high static
voltages or electric fields. However, precautions must be taken to avoid applications of any voltage
higher than maximum rated voltages to this high-impedance circuit. For proper operation, V
IN
and
V
OUT
should be constrained to the range GND
(V
IN
or V
OUT
)
V
CC
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or
V
CC
). Unused outputs must be left open.
IN74ACT109
3
DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)
V
CC
Guaranteed
Limits
Symbol Parameter
Test
Conditions V
25
C -40C to
85
C
Unit
V
IH
Minimum High-
Level Input
Voltage
V
OUT
=0.1 V or V
CC
-0.1 V
4.5
5.5
2.0
2.0
2.0
2.0
V
V
IL
Maximum Low -
Level Input
Voltage
V
OUT
=0.1 V or V
CC
-0.1 V
4.5
5.5
0.8
0.8
0.8
0.8
V
V
OH
Minimum High-
Level Output
Voltage
I
OUT
-50 A
4.5
5.5
4.4
5.4
4.4
5.4
V
*
V
IN
=V
IH
or V
IL
I
OH
=-24 mA
I
OH
=-24 mA
4.5
5.5
3.86
4.86
3.76
4.76
V
OL
Maximum Low-
Level Output
Voltage
I
OUT
50 A
4.5
5.5
0.1
0.1
0.1
0.1
V
*
V
IN
=V
IH
or V
IL
I
OL
=24 mA
I
OL
=24 mA
4.5
5.5
0.36
0.36
0.44
0.44
I
IN
Maximum
Input
Leakage Current
V
IN
=V
CC
or GND
5.5
0.1
1.0
A
I
CCT
Additional Max
I
CC
/Input
V
IN
=V
CC
- 2.1 V
5.5
1.5
mA
I
OLD
+Minimum
Dynamic Output
Current
V
OLD
=1.65 V Max
5.5
75
mA
I
OHD
+Minimum
Dynamic Output
Current
V
OHD
=3.85 V Min
5.5
-75
mA
I
CC
Maximum
Quiescent Supply
Current
(per Package)
V
IN
=V
CC
or GND
5.5
4.0
40
A
*
All outputs loaded; thresholds on input associated with output under test.
+Maximum test duration 2.0 ms, one output loaded at a time.
IN74ACT109
4
AC ELECTRICAL CHARACTERISTICS(V
CC
=5.0 V
10%, C
L
=50pF,Input t
r
=t
f
=3.0 ns)
Guaranteed
Limits
Symbol Parameter 25
C -40C to
85
C
Unit
Min
Max
Min
Max
f
max
Maximum Clock Frequency (Figure 1)
145
125
MHz
t
PLH
Propagation Delay , Clock to Q or Q
(Figure 1)
4.0 11.0
3.5 13.0
ns
t
PHL
Propagation Delay , Clock to Q or Q
(Figure 1)
3.0 10.0
2.5 11.0
ns
t
PLH
Propagation Delay , Set or Reset to Q or
Q (Figure 2)
2.5 9.5 2.0 10.5 ns
t
PHL
Propagation Delay , Set or Reset to Q or
Q (Figure 2)
2.5 10.0
2.0 11.5
ns
C
IN
Maximum Input Capacitance
4.5
4.5
pF
Typical @25
C,V
CC
=5.0 V
C
PD
Power Dissipation Capacitance
35
pF







TIMING REQUIREMENTS
(V
CC
=5.0 V
10%, C
L
=50pF, Input t
r
=t
f
=3.0 ns)
Guaranteed
Limits
Symbol Parameter
25
C -40C to
85
C
Unit
t
su
Minimum Setup Time, J or K to Clock
(Figure 3)
2.0 2.5
ns
t
h
Minimum Hold Time, Clock to J or K (Figure
3)
2.0 2.0
ns
t
w
Minimum Pulse Width, Set, Reset, Clock
(Figures 1,2)
5.0 6.0
ns
t
rec
Minimum Recovery Time, Set or Reset to
Clock (Figure 2)
0 0
ns
IN74ACT109
5
Figure 1. Switching Waveform
Figure 2. Switching Waveform
Figure 3. Switching Waveform

EXPANDED LOGIC DIAGRAM