ICs for TV-SETS
INA2586
1
INTEGRAL
1024 x 8-Bit n-MOS EEPROM with I
2
C-Bus Interface
The INA2586 is a 8-Kbit (1024 x 8-bit) n-MOS floating gate electrically erasable programmable read only memory (EEPROM).
IC works in systems with serial I
2
C-bus. Up to two INA2586 devices may be connected to the I
2
C-bus.The programming of the
array is implemented by electron's tunneling. The programming voltage is generated on-chip, using a voltage multiplier. Device
is functionally identical to the SDA2586, Siemens. IC are made in 8-pin DIP and 8-pin SOP.
FEATURES
Non-volatile storage of information during 10 years
Single supply (Ucc=4,75 B - 5,25 B)
On-chip voltage multiplier
On-chip generator of bulk biasing
Serial input/output I
2
C-bus
10 000 ERASE/WRITE cycles per byte;
Internal reprogramming (no external components)
Duration of the ERASE/WRITE cycle is 15 ms
Temperature range: 0 +70
0
C
ELECTRICAL CHARACTERISTICS
Parameter
Conditions
Symbol
Min.
Max
Supply current, mA
U
CC
=5.25 B
I
CC0
-
20,0
Output low voltage (SDA), V
I
OL
=3 mA
U
CC
=4.75B
U
OL
-
0,4
High leakage current:
-on output (SDA),
A
-on inputs SCL, SDA,
A
-on inputs CS, TP1, TP2,
A
U
OH
=5,25 B
U
IH
=5,25 B
U
IH
=5,25 B
I
LOH
I
LIH
I
LIH
-
-
-
10,0
10,0
100,0
Input capacitance, pF
U
I
= 0 B
C
I
-
10,0
Clock input frequency, kHz
f
SCL
0
100
Reprogramming cycle time, ms
Erase and Write
t
PROG
10,0
20,0
Erase of die cycle time, ms
U
TP2
= 5,0 B
t
ER
-
20,0
The number of E/W cycles on 1 byte
10 000
-
Input high voltage:
-inputs SDA, SCL, V
-inputs CS, TP1, TP2, V
U
IH
3,0
4,5
U
CC
U
CC
Input low voltage:
-inputs SDA, SCL, V
-inputs CS, TP1, TP2, V
U
IL
-
-
1,5
0,2
PIN DESCRIPTION
SYMBOL
PIN
DESCRIPTION
Uss
CS
TP1
TP2
SDA
SCL
TP3
Ucc
1
2
3
4
5
6
7
8
GND
Chip selection
Testing pin
Testing pin (0V - normal mode,
5V - chip erasing)
Informational line, input/output
Clock input
Testing pin, not connected
Supply Voltage
Uss
CS
TP1
TP2
Ucc
TP3
SCL
SDA
1
2
3
4
8
7
6
5
PIN ASSIGNMENT
PDF 
ZIP