ChipFind - документация

Электронный компонент: PENTIUMPRO-180

Скачать:  PDF   ZIP

Document Outline

Pentium
II
Processor - Low Power
Datasheet
Product Features
The Intel
Pentium
II Processor - Low Power introduces a higher level of performance for
today's applied computing environment, including multimedia enhancements and improved
Internet and communications capabilities. On top of its built-in power management capabilities,
the Pentium II Processor - Low Power takes advantage of software designed for Intel's MMX
TM
technology to unleash enhanced color, smoother graphics and other multimedia and
communications enhancements.
.
s
Available at 266 MHz and 333 MHz
s
Supports the Intel architecture with
dynamic execution
s
Integrated primary 16-Kbyte instruction
cache and 16-Kbyte write back data cache
s
Integrated 256-Kbyte second-level cache
s
BGA packaging technology
-- Supports thin form factor designs
-- Exposed die enables more efficient heat
dissipation
s
Fully compatible with previous Intel
microprocessors
-- Binary compatible with all applications
-- Support for MMXTM technology
s
Power Management Features
-- Quick Start and Deep Sleep modes
provide extremely low power
dissipation
s
Low-Power GTL+ processor system bus
interface
s
Integrated math co-processor
s
Integrated thermal diode
Order Number: 273268-001
September, 1999
Datasheet
Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual
property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability
whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to
fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not
intended for use in medical, life saving, or life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
The Pentium
II
Processor - Low Power may contain design defects or errors known as errata which may cause the product to deviate from published
specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product o rder.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-
548-4725 or by visiting Intel's website at http://www.intel.com.
Copyright Intel Corporation, 1999
*Third-party brands and names are the property of their respective owners.
Datasheet
3
Pentium
II
Processor - Low Power
Contents
1.0
Introduction
.................................................................................................................. 7
1.1
Overview ............................................................................................................... 8
1.2
Terminology........................................................................................................... 8
1.3
References ............................................................................................................ 9
2.0
Pentium
II
Processor - Low Power Features
............................................. 10
2.1
New Features in the Pentium
II
Processor - Low Power................................... 10
2.1.1
Integrated L2 Cache............................................................................... 10
2.1.2
Signal Differences from the Mini-Cartridge Processors ......................... 10
2.2
Power Management ............................................................................................ 11
2.2.1
Clock Control Architecture...................................................................... 11
2.2.2
Normal State .......................................................................................... 12
2.2.3
Auto Halt State ....................................................................................... 12
2.2.4
Stop Grant State..................................................................................... 13
2.2.5
Quick Start State .................................................................................... 13
2.2.6
Halt/Grant Snoop State .......................................................................... 14
2.2.7
Sleep State ............................................................................................. 14
2.2.8
Deep Sleep State ................................................................................... 14
2.2.9
Operating System Implications of Quick Start and Sleep States ...........15
2.3
Low Power GTL+ ................................................................................................ 15
2.3.1
GTL+ Signals.......................................................................................... 16
2.4
Pentium
II
Processor - Low Power CPUID........................................................ 16
3.0
Electrical Specifications
........................................................................................ 17
3.1
Processor System Signals ..................................................................................17
3.1.1
Power Sequencing Requirements.......................................................... 18
3.1.2
Test Access Port (TAP) Connection....................................................... 18
3.1.3
Catastrophic Thermal Protection ............................................................ 19
3.1.4
Unused Signals ...................................................................................... 19
3.1.5
Signal State in Low Power States .......................................................... 19
3.1.5.1 System Bus Signals .................................................................. 19
3.1.5.2 CMOS and Open-Drain Signals ................................................ 19
3.1.5.3 Other Signals............................................................................. 19
3.2
Power Supply Requirements............................................................................... 20
3.2.1
Decoupling Recommendations .............................................................. 20
3.2.2
Voltage Planes ....................................................................................... 20
3.3
System Bus Clock and Processor Clocking ........................................................ 21
3.4
Maximum Ratings................................................................................................ 21
3.5
DC Specifications ................................................................................................ 22
3.6
AC Specifications ................................................................................................ 24
3.6.1
System Bus, Clock, APIC, TAP, CMOS and Open-Drain
AC Specifications ................................................................................... 24
4.0
System Signal Simulations
..................................................................................33
4.1
System Bus Clock (BCLK) Signal Quality Specifications .................................... 33
4.2
Low Power GTL+ Signal Quality Specifications ..................................................34
4.3
Non-Low Power GTL+ Signal Quality Specifications .......................................... 35
Pentium
II
Processor - Low Power
4
Datasheet
4.3.1
Overshoot and Undershoot Guidelines .................................................. 35
4.3.2
Ringback Specification ........................................................................... 36
4.3.3
Settling Limit Guideline .......................................................................... 36
5.0
Mechanical Specifications
................................................................................... 37
5.1
Dimensions ......................................................................................................... 37
5.2
Signal Listings ..................................................................................................... 39
6.0
Thermal Specifications
.......................................................................................... 48
6.1
Thermal Diode..................................................................................................... 49
6.2
Case Temperature .............................................................................................. 50
7.0
Processor Initialization and Configuration
.................................................... 51
7.1
Description .......................................................................................................... 51
7.1.1
Quick Start Enable ................................................................................. 51
7.1.2
System Bus Frequency .......................................................................... 51
7.1.3
APIC Disable .......................................................................................... 51
7.2
Clock Frequencies and Ratios ............................................................................ 51
8.0
Processor Interface
................................................................................................. 52
8.1
Alphabetical Signal Reference ............................................................................ 52
8.1.1
A[35:3]# (I/O - Low Power GTL+)........................................................... 52
8.1.2
A20M# (I - 2.5V Tolerant)....................................................................... 52
8.1.3
ADS# (I/O - Low Power GTL+)............................................................... 52
8.1.4
AERR# (I/O - Low Power GTL+) ............................................................ 52
8.1.5
AP[1:0]# (I/O - Low Power GTL+) .......................................................... 53
8.1.6
BCLK (I - 2.5V Tolerant)......................................................................... 53
8.1.7
BERR# (I/O - Low Power GTL+) ............................................................ 53
8.1.8
BINIT# (I/O - Low Power GTL+)............................................................. 53
8.1.9
BNR# (I/O - Low Power GTL+) .............................................................. 53
8.1.10 BP[3:2]# (I/O - Low Power GTL+) .......................................................... 54
8.1.11 BPM[1:0]# (I/O - Low Power GTL+) ....................................................... 54
8.1.12 BPRI# (I - Low Power GTL+) ................................................................. 54
8.1.13 BREQ0# (I/O - Low Power GTL+).......................................................... 54
8.1.14 BSEL (I - 2.5 V Tolerant) ........................................................................ 54
8.1.15 D[63:0]# (I/O - Low Power GTL+) .......................................................... 54
8.1.16 DBSY# (I/O - Low Power GTL+) ............................................................ 55
8.1.17 DEFER# (I - Low Power GTL+).............................................................. 55
8.1.18 DEP[7:0]# (I/O - Low Power GTL+)........................................................ 55
8.1.19 DRDY# (I/O - Low Power GTL+)............................................................ 55
8.1.20 EDGCTRLN (Analog) ............................................................................. 55
8.1.21 FERR# (O - 2.5 V Tolerant Open-drain)................................................. 55
8.1.22 FLUSH# (I - 2.5 V Tolerant) ................................................................... 55
8.1.23 HIT# (I/O - Low Power GTL+), HITM# (I/O - Low Power GTL+) ............ 56
8.1.24 IERR# (O - 2.5 V Tolerant Open-drain).................................................. 56
8.1.25 IGNNE# (I - 2.5 V Tolerant).................................................................... 56
8.1.26 INIT# (I - 2.5 V Tolerant) ........................................................................ 56
8.1.27 INTR (I - 2.5 V Tolerant)......................................................................... 56
8.1.28 LOCK# (I/O - Low Power GTL+) ............................................................ 57
8.1.29 NMI (I - 2.5 V Tolerant) .......................................................................... 57
8.1.30 PICCLK (I - 2.5 V Tolerant) .................................................................... 57
Datasheet
5
Pentium
II
Processor - Low Power
8.1.31 PICD[1:0] (I/O - 2.5 V Tolerant Open-drain) ........................................... 57
8.1.32 PRDY# (O - Low Power GTL+) .............................................................. 57
8.1.33 PREQ# (I - 2.5 V Tolerant) .....................................................................58
8.1.34 PWRGOOD (I - 2.5 V Tolerant) .............................................................. 58
8.1.35 REQ[4:0]# (I/O - Low Power GTL+) ....................................................... 58
8.1.36 RESET# (I - Low Power GTL+) .............................................................. 58
8.1.37 RP# (I/O - Low Power GTL+) ................................................................. 59
8.1.38 RS[2:0]# (I - Low Power GTL+) .............................................................. 59
8.1.39 RSP# (I - Low Power GTL+)................................................................... 59
8.1.40 SLP# (I - 2.5V Tolerant) ......................................................................... 59
8.1.41 SMI# (I - 2.5 V Tolerant)......................................................................... 60
8.1.42 STPCLK# (I - 2.5 V Tolerant) ................................................................. 60
8.1.43 TCK (I - 2.5 V Tolerant) .......................................................................... 60
8.1.44 TDI (I - 2.5 V Tolerant) ........................................................................... 60
8.1.45 TDO (O - 2.5 V Tolerant Open-drain)..................................................... 60
8.1.46 THERMDA, THERMDC (Analog) ........................................................... 60
8.1.47 TMS (I - 2.5 V Tolerant).......................................................................... 60
8.1.48 TRDY# (I - Low Power GTL+) ................................................................ 60
8.1.49 TRST# (I - 2.5 V Tolerant)...................................................................... 61
8.2
Signal Summaries ...............................................................................................61
Figures
1
Components of a Pentium
II
Processor - Low Power-based System ................. 7
2
Clock Control States............................................................................................ 11
3
Ramp Rate Requirement..................................................................................... 18
4
PLL LC Filter ....................................................................................................... 20
5
Generic Clock Waveform .................................................................................... 28
6
Valid Delay Timings............................................................................................. 28
7
Setup and Hold Timings ...................................................................................... 29
8
Cold/Warm Reset and Configuration Timings ..................................................... 29
9
Power-On Reset Timings .................................................................................... 30
10
Test Timings (Boundary Scan)............................................................................30
11
Test Reset Timings ............................................................................................. 31
12
Quick Start/Deep Sleep Timing ........................................................................... 31
13
Stop Grant/Sleep/Deep Sleep Timing ................................................................. 32
14
BCLK Generic Clock Waveform .......................................................................... 33
15
Low to High, Low Power GTL+ Receiver Ringback Tolerance ........................... 34
16
Non-GTL+ Overshoot/Undershoot and Ringback ............................................... 35
17
Surface-Mount BGA1 Package-Top and Side View............................................38
18
Surface-Mount BGA1 Package-Bottom View...................................................... 38
19
Ball Map - Top View ............................................................................................ 39
20
Technique for Measuring Case Temperature...................................................... 50
21
PWRGOOD Relationship at Power-On ...............................................................58