1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
ACTS245MS
Radiation Hardened Octal
Non-Inverting Bidirectional Bus Transceiver
Pinouts
20 PIN CERAMIC DUAL-IN-LINE, MIL-STD-1835
DESIGNATOR CDIP2-T20, LEAD FINISH C
TOP VIEW
20 PIN CERAMIC FLATPACK, MIL-STD-1835
DESIGNATOR CDFP4-F20, LEAD FINISH C
TOP VIEW
11
12
13
14
15
16
17
18
20
19
10
9
8
7
6
5
4
3
2
1
DIR
A0
A1
A2
A3
A4
A6
A5
A7
GND
VCC
B0
B1
B2
OE
B3
B4
B5
B6
B7
DIR
A0
A1
A2
A3
A4
A6
A5
A7
GND
VCC
B0
B1
B2
OE
B3
B4
B5
B6
B7
2
3
4
5
6
7
8
1
20
19
18
17
16
15
14
13
9
10
12
11
Features
Devices QML Qualified in Accordance with MIL-PRF-38535
Detailed Electrical and Screening Requirements are Contained in
SMD# 5962-96719 and Intersil' QM Plan
1.25 Micron Radiation Hardened SOS CMOS
Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)
Single Event Upset (SEU) Immunity: <1 x 10
-10
Errors/Bit/Day
(Typ)
SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm
2
/mg
Dose Rate Upset . . . . . . . . . . . . . . . . >10
11
RAD (Si)/s, 20ns Pulse
Dose Rate Survivability . . . . . . . . . . . >10
12
RAD (Si)/s, 20ns Pulse
Latch-Up Free Under Any Conditions
Military Temperature Range . . . . . . . . . . . . . . . . . . -55
o
C to +125
o
C
Significant Power Reduction Compared to ALSTTL Logic
DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V
Input Logic Levels
- VIL = 0.8V Max
- VIH = VCC/2 Min
Input Current
1
A at VOL, VOH
Fast Propagation Delay . . . . . . . . . . . . . . . . 18ns (Max), 12ns (Typ)
Description
The Intersil ACTS245MS is a Radiation Hardened octal non-inverting
bidirectional bus transceiver intended for two-way asynchronous com-
munication between data busses.
The ACTS245MS utilizes advanced CMOS/SOS technology to achieve
high-speed operation. This device is a member of a radiation hardened,
high-speed, CMOS/SOS Logic Family.
The ACTS245MS is supplied in a 20 lead Ceramic Flatpack (K suffix) or
a Dual-In-Line Ceramic Package (D suffix).
January 1996
Ordering Information
PART NUMBER
TEMPERATURE RANGE
SCREENING LEVEL
PACKAGE
5962F9671901VRC
-55
o
C to +125
o
C
MIL-PRF-38535 Class V
20 Lead SBDIP
5962F9671901VXC
-55
o
C to +125
o
C
MIL-PRF-38535 Class V
20 Lead Ceramic Flatpack
ACTS245D/Sample
25
o
C
Sample
20 Lead SBDIP
ACTS245K/Sample
25
o
C
Sample
20 Lead Ceramic Flatpack
ACTS245HMSR
25
o
C
Die
Die
Spec Number
518785
File Number
3188.1
tle
TS
MS
-
ia-
d-
l
-
rt-
-
al
s-
er)
hor
-
ds
r-
po-
n,
ia-
d-
,
d,
L,
l-
2
ACTS245MS
Functional Diagram
TRUTH TABLE
INPUTS
OPERATION
OE
DIR
L
L
B Data to A Bus
L
H
A Data to B Bus
H
X
Isolation
NOTE:
H = High Voltage Level, L = Low Voltage Level, X = Immaterial
P
N
NOTE: (1 of 8)
P
N
B
A
OE
DIR
Spec Number
518785
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.
Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reli-
able. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may
result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
PDF 
ZIP