ChipFind - документация

Электронный компонент: EL4083

Скачать:  PDF   ZIP
1
FN7157
EL4083
Current Mode Four Quadrant Multiplier
The EL4083 makes use of an Elantec
fully complimentary oxide isolated
bipolar process to produce a patent
pending current in, current out four quadrant multiplier. Input
and output signal summing and direct interface to other
current mode devices can be accomplished by simple
connection to reduce component count and preserve
bandwidth. The selection of an appropriate series resistor
value allows an input to accept a voltage signal of any size
and optimize dynamic range. The differential outputs offer
significant performance improvements which greatly extend
the usable gain control range at high frequencies. The bias
current is programmable to accommodate the voltage and
power dissipation constraints of the package and available
systems supplies.
The devices can implement all the classic four quadrant
multiplier applications and are uniquely well suited to gain
control and signal summing of broadband signals.
Pinout
EL4083
8-PIN PDIP, SO
TOP VIEW
Features
Novel current mode design
- Virtual ground current summing inputs
- Differential ground referenced current outputs
High speed (both inputs)
- 200MHz bandwidth
- 12ns 1% settling time
Low distortion
- THD < 0.03% @ 1MHz
- THD < 0.1% @ 10MHz
Low noise (R
L
= 50
)
- 100dB dynamic range
- 10Hz to 20kHz
- 73dB dynamic range
- 10Hz to 10MHz
Wide supply conditions
- 5 to 15V operation
- Programmable bias current
0.2dB gain tolerance to 25MHz
Features
Four quadrant multiplication
Gain control
Controlled signal summing and multiplexing
HDTV video fading and switching
Mixing/modulating/demodulating (phase detection)
Frequency doubling
Division
Squaring
Square rooting
RMS and power measurement
Vector addition-RMS summing
CRT focus and geometry correction
Polynomial function generation
AGC circuits
Ordering Information
PART
NUMBER
TEMP.
RANGE
PACKAGE
PKG. NO.
EL4083CN
-40C to +85C
8-Pin PDIP
MDP0031
EL4083CS
-40C to +85C
8-Pin SO
MDP0027
Manufactured under U.S. Patent No. 5,389,840
Data Sheet
December 1995, Rev. B
OBS
OLE
TE P
ROD
UCT
NO R
ECO
MME
NDE
D RE
PLA
CEM
ENT
cont
act o
ur Te
chni
cal S
uppo
rt Ce
nter
at
1-88
8-INT
ERS
IL or
www
.inte
rsil.c
om/t
sc
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2003. All Rights Reserved. Elantec is a registered trademark of Elantec Semiconductor, Inc.
All other trademarks mentioned are the property of their respective owners.
2
Absolute Maximum Ratings
(T
A
= 25 C)
V
S
Voltage between V
S
+ and V
S
- . . . . . . . . . . . . . . .+33V
I
Z(BIAS)
Z, Bias Current . . . . . . . . . . . . . . . . . . . . . . . . .+2.4mA
I
X
X Input Current . . . . . . . . . . . . . . . . . . . . . . . . .2.4mA
I
Y
Y Input Current . . . . . . . . . . . . . . . . . . . . . . . . .2.4mA
P
D
Maximum Power Dissipation. . . . . . . . . . . . . . See Curves
T
A
Operating Temperature Range EL4083 . . -40C to +85C
T
J
Operating Junction Temperature EL4083 . . . . . . . . .150C
T
ST
Storage Temperature . . . . . . . . . . . . . . . -65C to +150C
Electrical Specifications
T
A
= 25C, V
S
= 5, I
Z
= 1.6mA unless otherwise specified.
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
POWER SUPPLIES
Operating Supply Voltage Range
4.5
16.5
V
I
CC
V
S
= 15V, I
Z
= 0.2mA
7.2
8.5
9.5
mA
I
CC
V
S
= 5V, I
Z
= 1.6mA
42.0
44.0
45
mA
I
EE
V
S
= 15V, I
Z
= 0.2mA
9.5
10.0
12
mA
I
EE
V
S
= 5V, I
Z
= 1.6mA
45
47
48
mA
MULTIPLIER PERFORMANCE
Transfer Function (Note 1)
(I
XY
-IXY) = K(I
X
I
Y
)/I
Z
K Value
0.92
0.965
1.01
Total Error (Note 2)
-2mA < I
X
, I
Y
< 2mA
0.5
2
%FS
vs. Temp
T
MIN
to T
MAX
1.5
3
%FS
Linearity (Note 3)
0.25
0.5
%FS
Bandwidth (Note 4)
-3dB (Figure 2)
200
225
MHz
X Feedthrough DC to I
XY
or IXY (Note 1)
I
X
= 2mA, I
Y
= 0 (unnulled)
0.15
1.6
%FS
Y Feedthrough DC to I
XY
or IXY (Note1)
I
Y
= 2mA, I
X
= 0 (unnulled)
0.15
1.6
%FS
AC Feedthrough, X to I
XY
or IXY (Note 5)
I
X
= 4mA
PP
, I
Y
= nulled
f = 3.58MHz
-80
dB
f = 100MHz
-28
dB
AC Feedthrough, X to (I
XY
-IXY) (Note 5)
I
X
= 4mA
PP
, I
Y
= nulled,
DC < f < 1 GHz
-50
dB
AC Feedthrough, Y to I
XY
or IXY (Note 5)
I
Y
= 4mA
PP
, I
X
= nulled
f = 3.58MHz
-64
dB
f = 100MHz
-26
dB
AC Feedthrough, Y to (I
XY
-IXY)-(Note 5)
I
Y
= 4mA
PP
, I
X
= nulled
DC < f < 1 GHz
-50
dB
INPUTS (I
X
, I
Y
)
Full Scale Range
FRS = 1.25
I
Z
(Nominal)
2
mA
Clipping Level
C
L
= 2
I
Z
2.85
3.2
mA
Z
IN
(I
X
)
30
40
48
Z
IN
(I
Y
)
30
36
48
Input Offset Voltages
at Input Pins, I
Z
= 1.6mA
-4
+4
mV
(V
OSX
,V
OSY
)
I
Z
= 0.2mA
-12
+12
mV
Input Offset Currents (Note 1)
R
SX
= R
SY
= 1K, V
X
= V
Y
= 0
10
40
A
I
XOS
, I
YOS
T
MIN
to T
MAX
20
nA/C
Nonlinearity
I
X
I
Y
= 2mA, - 2mA < I
X
< 2mA
0.1
0.6
%FS
I
Y
I
X
= 2mA, - 2mA < I
Y
< 2mA
0.1
0.4
%FS
EL4083
3
Distortion, I
X
(to I
XY
or IXY)
I
Y
= 2mA, - 2mA < I
X
< 2mA
f = 3.58MHz
-55
dB
f = 100MHz
-25
dB
Distortion, I
Y
(to I
XY
or IXY)
I
X
= 2mA, - 2mA < Iy < 2mA
f = 3.58MHz
-56
dB
f = 100MHz
-26
dB
Distortion, I
X
(to (I
XY
- IXY)
I
Y
= 2mA, -2mA < I
X
< 2mA
f = 3.58MHz
-66
dB
f = 100MHz
-35
dB
Distortion, I
Y
(to (I
XY
- IXY)
I
X
= 2mA, -2mA < I
Y
< 2mA
f = 3.58MHz
-66
dB
f = 100MHz
-34
dB
Diff Gain
@ 3.58MHz
I
X
I
Z
= 0.2mA, I
Y
= 0.25mA
0.2
%
I
Y
I
Z
= 0.2mA, I
X
= 0.25mA
0.17
%
I
X
I
Z
= 1.6mA, I
Y
= 2mA
0.1
%
I
Y
I
Z
= 1.6mA, I
X
= 2mA
0.05
%
Diff Phase
@ 3.58MHz
I
X
I
Z
= 0.2mA, I
Y
= 0.25mA
0.5
deg
I
Y
I
Z
= 0.2mA, I
X
= 0.25mA
0.5
deg
I
X
I
Z
= 1.6mA, I
Y
= 2mA
0.05
deg
I
Y
I
Z
= 1.6mA, I
X
= 2mA
0.05
deg
OUTPUTS (I
XY
, I
YX
)
Output I
OS
(Note 1)
I
X
= I
Y
= 0
-15
120
A
Diff Output I
OS
(Note 1)
I
X
= I
Y
= 0, (I
XY
-IXY)
0.1
80
A
Voltage Compliance
1.5
2.0
V
Max Output Current Swing
2.85
3.2
mA
Noise Spectral Density
10Hz < f < 10MHz
R
L
= 50
125
pA/
Hz
I
Z
(BIAS)
Current Range
Tested
0.2
1.6
mA
Input Voltage
I
Z
= 0.2mA
25
mV
Input Voltage
I
Z
= 1.6mA
25
mV
NOTES:
1. Specifications are provisional for the EL4083.
2. Error is defined as the maximum deviation from the ideal transfer function expressed as a percentage of the full scale output.
3. Linearity is defined as the error remaining after compensating for scale factor (gain) variation and input and output referred offset errors.
4. Bandwidth is guaranteed using the squaring mode test circuit of Figure 4.
5. Relative to full scale output with full scale sinewave on signal input and zero port input nulled. Specification represents feedthrough of the
fundamental.
Electrical Specifications
T
A
= 25C, V
S
= 5, I
Z
= 1.6mA unless otherwise specified. (Continued)
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
EL4083
4
EL4083 Block Diagram
AC Test Fixture
Burn-In Circuit
FIGURE 1.
FIGURE 2. AC BANDWIDTH TEST FIXTURE
FIGURE 3. BURN-IN CIRCUIT PDIP
EL4083
5
EL4083
Typical Performance Curves
FIGURE 4.
8-Pin Plastic DIP
Maximum Power Dissipation
vs Ambient Temperature
FIGURE 5.
8-Pin SO
Maximum Power Dissipation
vs Ambient Temperature
FIGURE 6. (I
X
, I
Y
BANDWIDTH VS I
Z
)
FIGURE 7. (I
X
, I
Y
1% SETTLING TIME VS I
Z
)
FIGURE 8. OUTPUT NOISE DENSITY VS I
Z
BIAS