ChipFind - документация

Электронный компонент: HCTS191DMSR

Скачать:  PDF   ZIP
580
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
Ordering Information
PART NUMBER
TEMPERATURE RANGE
SCREENING LEVEL
PACKAGE
HCTS191DMSR
-55
o
C to +125
o
C
Intersil Class S Equivalent
16 Lead SBDIP
HCTS191KMSR
-55
o
C to +125
o
C
Intersil Class S Equivalent
16 Lead Ceramic Flatpack
HCTS191D/Sample
+25
o
C
Sample
16 Lead SBDIP
HCTS191K/Sample
+25
o
C
Sample
16 Lead Ceramic Flatpack
HCTS191HMSR
+25
o
C
Die
Die
HCTS191MS
Radiation Hardened
Synchronous 4-Bit Up/Down Counter
Pinouts
16 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE
(SBDIP) MIL-STD-1835 CDIP2-T16
TOP VIEW
16 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) MIL-STD-1835 CDFP4-F16
TOP VIEW
TRUTH TABLE
FUNCTION
PL
CE
U/D
CP
Count Up
H
L
L
Count Down
H
L
H
Asynchronous Preset
L
X
X
X
No Change
H
H
X
X
H = High Level, L = Low Level, X = Immaterial
= Transition from low to high
NOTE: U/D or CE should be changed only when CLOCK (CP)
is high.
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
Q1
Q0
CE
U/D
Q2
GND
Q3
CP
RC
TC
PL
P2
P0
P1
VCC
P3
2
3
4
5
6
7
8
1
16
15
14
13
12
11
10
9
Q1
Q0
CE
U/D
Q2
GND
Q3
P1
CP
RC
TC
PL
P2
P0
VCC
P3
Features
3 Micron Radiation Hardened CMOS SOS
Total Dose 200K RAD (Si)
SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/Bit-
Day (Typ)
Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
Dose Rate Upset: >10
10
RAD (Si)/s 20ns Pulse
Cosmic Ray Upset Immunity 2 x 10
-9
Errors/Bit Day
Latch-Up Free Under Any Conditions
Fanout (Over Temperature Range)
- Standard Outputs - 10 LSTTL Loads
Military Temperature Range: -55
o
C to +125
o
C
Significant Power Reduction Compared to LSTTL ICs
DC Operating Voltage Range: 4.5V to 5.5V
LSTTL Input Compatibility
- VIL = 0.8V Max
- VIH = VCC/2 Min
Input Current Levels Ii
5
A @ VOL, VOH
Description
The Intersil HCTS191MS is a Radiation Hardened asynchro-
nously presettable 4 bit binary up/down synchronous counter.
Presetting the counter to the number on the preset data inputs
(P0 - P3) is accomplished by a low asynchronous parallel load
input (PL). Counting occurs when PL is high, Count Enable (CE)
is low, and the Up/Down (U/D) input is either low for up-counting
or high for down-counting. The counter is incremented or decre-
mented synchronously with the low-to-high transition of the clock.
When an overflow or underflow of the counter occurs, the
Terminal Count output (TC), which is low during counting, goes
high and remains high for one clock cycle. This output can be
used for look-ahead carry in high speed cascading. The TC
output also initiates the Ripple Clock output (RC) which, normally
high, goes low and remains low for the low-level portion of the
clock pulse. These counter can be cascaded using the Ripple
Carry output.
The HCTS191MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCTS191MS is supplied in a 16 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
September 1995
Spec Number
518621
File Number
2250.2
DB NA
581
Functional Diagram
P
T
CP
Q
Q
FF0
PL
P
T
CP
Q
Q
FF1
PL
P
T
CP
Q
Q
FF2
PL
14
P
T
CP
Q
Q
PL
FF3
3
Q0
2
Q1
6
Q2
7
Q3
CP
5
11
4
U/D
PD
CE
13
RC
12
TC
HCTS191MS
Spec Number
518621
582
Specifications HCTS191MS
Absolute Maximum Ratings
Reliability Information
Supply Voltage (VCC). . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +7.0V
Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VCC +0.5V
DC Input Current, Any One Input
. . . . . . . . . . . . . . . . . . . . . . . .
10mA
DC Drain Current, Any One Output
. . . . . . . . . . . . . . . . . . . . . . .
25mA
(All Voltage Reference to the VSS Terminal)
Storage Temperature Range (TSTG) . . . . . . . . . . . -65
o
C to +150
o
C
Lead Temperature (Soldering 10sec) . . . . . . . . . . . . . . . . . . +265
o
C
Junction Temperature (TJ) . . . . . . . . . . . . . . . . . . . . . . . . . . +175
o
C
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1
Thermal Resistance
JA
JC
SBDIP Package. . . . . . . . . . . . . . . . . . . .
73
o
C/W
24
o
C/W
Ceramic Flatpack Package . . . . . . . . . . .
114
o
C/W
29
o
C/W
Maximum Package Power Dissipation at +125
o
C Ambient
SBDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.68W
Ceramic Flatpack Package . . . . . . . . . . . . . . . . . . . . . . . . . 0.44W
If device power exceeds package dissipation capability, provide heat
sinking or derate linearly at the following rate:
SBDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.7mW/
o
C
Ceramic Flatpack Package . . . . . . . . . . . . . . . . . . . . . . 8.8mW/
o
C
CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent
damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed
under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation..
Operating Conditions
Supply Voltage (VCC). . . . . . . . . . . . . . . . . . . . . . . . +4.5V to +5.5V
Input Rise and Fall Times at VCC = 4.5V (TR, TF) . . . . .500ns Max
Operating Temperature Range (T
A
) . . . . . . . . . . . . -55
o
C to +125
o
C
Input Low Voltage (VIL). . . . . . . . . . . . . . . . . . . . . . . . . 0.0V to 0.8V
Input High Voltage (VIH) . . . . . . . . . . . . . . . . . . . . . . .VCC/2 to VCC
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
(NOTE 1)
CONDITIONS
GROUP
A SUB-
GROUPS
TEMPERATURE
LIMITS
UNITS
MIN
MAX
Quiescent Current
ICC
VCC = 5.5V,
VIN = VCC or GND
1
+25
o
C
-
40
A
2, 3
+125
o
C, -55
o
C
-
750
A
Output Current
(Sink)
IOL
VCC = 4.5V, VIH = 4.5V,
VOUT = 0.4V, VIL = 0V
1
+25
o
C
4.8
-
mA
2, 3
+125
o
C, -55
o
C
4.0
-
mA
Output Current
(Source)
IOH
VCC = 4.5V, VIH = 4.5V,
VOUT = VCC -0.4V,
VIL = 0V
1
+25
o
C
-4.8
-
mA
2, 3
+125
o
C, -55
o
C
-4.0
-
mA
Output Voltage Low
VOL
VCC = 4.5V, VIH = 2.25V,
IOL = 50
A, VIL = 0.8V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
-
0.1
V
VCC = 5.5V, VIH = 2.75V,
IOL = 50
A, VIL = 0.8V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
-
0.1
V
Output Voltage High
VOH
VCC = 4.5V, VIH = 2.25V,
IOH = -50
A, VIL = 0.8V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
VCC
-0.1
-
V
VCC = 5.5V, VIH = 2.75V,
IOH = -50
A, VIL = 0.8V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
VCC
-0.1
-
V
Input Leakage
Current
IIN
VCC = 5.5V, VIN = VCC or
GND
1
+25
o
C
-
0.5
A
2, 3
+125
o
C, -55
o
C
-
5.0
A
Noise Immunity
Functional Test
FN
VCC = 4.5V, VIH = 2.25V,
VIL = 0.8V (Note 2)
7, 8A, 8B
+25
o
C, +125
o
C, -55
o
C
-
-
-
NOTES:
1. All voltages reference to device GND.
2. For functional tests VO
4.0V is recognized as a logic "1", and VO
0.5V is recognized as a logic "0".
Spec Number
518621
583
Specifications HCTS191MS
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
(NOTES 1, 2)
CONDITIONS
GROUP
A SUB-
GROUPS
TEMPERATURE
LIMITS
UNITS
MIN
MAX
PL to Qn
TPLH
VCC = 4.5V
9
+25
o
C
2
34
ns
10, 11
+125
o
C, -55
o
C
2
37
ns
TPHL
VCC = 4.5V
9
+25
o
C
2
44
ns
10, 11
+125
o
C, -55
o
C
2
49
ns
Pn to Qn
TPLH
VCC = 4.5V
9
+25
o
C
2
27
ns
10, 11
+125
o
C, -55
o
C
2
31
ns
TPHL
VCC = 4.5V
9
+25
o
C
2
39
ns
10, 11
+125
o
C, -55
o
C
2
45
ns
CP to Qn
TPLH
VCC = 4.5V
9
+25
o
C
2
26
ns
10, 11
+125
o
C, -55
o
C
2
30
ns
TPHL
VCC = 4.5V
9
+25
o
C
2
29
ns
10, 11
+125
o
C, -55
o
C
2
33
ns
CP to RC
TPLH
VCC = 4.5V
9
+25
o
C
2
20
ns
10, 11
+125
o
C, -55
o
C
2
23
ns
TPHL
VCC = 4.5V
9
+25
o
C
2
32
ns
10, 11
+125
o
C, -55
o
C
2
34
ns
CP to TC
TPLH
VCC = 4.5V
9
+25
o
C
2
37
ns
10, 11
+125
o
C, -55
o
C
2
42
ns
TPHL
VCC = 4.5V
9
+25
o
C
2
40
ns
10, 11
+125
o
C, -55
o
C
2
46
ns
U/D to RC
TPLH
VCC = 4.5V
9
+25
o
C
2
42
ns
10, 11
+125
o
C, -55
o
C
2
45
ns
TPHL
VCC = 4.5V
9
+25
o
C
2
38
ns
10, 11
+125
o
C, -55
o
C
2
43
ns
U/D to TC
TPLH
VCC = 4.5V
9
+25
o
C
2
34
ns
10, 11
+125
o
C, -55
o
C
2
38
ns
TPHL
VCC = 4.5V
9
+25
o
C
2
42
ns
10, 11
+125
o
C, -55
o
C
2
45
ns
CE to RC
TPLH
VCC = 4.5V
9
+25
o
C
2
22
ns
10, 11
+125
o
C, -55
o
C
2
25
ns
TPHL
VCC = 4.5V
9
+25
o
C
2
35
ns
10, 11
+125
o
C, -55
o
C
2
38
ns
NOTES:
1. All voltages referenced to device GND.
2. AC measurements assume RL = 500
, CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.
Spec Number
518621
584
Specifications HCTS191MS
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
CONDITIONS
NOTES
TEMPERATURE
LIMITS
UNITS
MIN
MAX
Capacitance Power
Dissipation
CPD
VCC = 5.0V, f = 1MHz
1
+25
o
C
-
54
pF
1
+125
o
C, -55
o
C
-
84
pF
Input Capacitance
CIN
VCC = 5.0V, f = 1MHz
1
+25
o
C
-
10
pF
1
+125
o
C
-
10
pF
Output Transition
Time
TTHL
TTLH
VCC = 4.5V
1
+25
o
C
-
15
ns
1
+125
o
C, -55
o
C
-
22
ns
Maximum Operating
Frequency
(CPU, CPD)
FMAX
VCC = 4.5V
1
+25
o
C
-
30
MHz
1
+125
o
C, -55
o
C
-
20
MHz
Setup Time
Pn to PL
TSU
VCC = 4.5V
1
+25
o
C
12
-
ns
1
+125
o
C, -55
o
C
18
-
ns
Setup Time
CE to CP
TSU
VCC = 4.5V
1
+25
o
C
12
-
ns
1
+125
o
C, -55
o
C
18
-
ns
Setup Time
U/D to CP
TSU
VCC = 4.5V
1
+25
o
C
18
-
ns
1
+125
o
C, -55
o
C
27
-
ns
Hold Time
Pn to PL
TH
VCC = 4.5V
1
+25
o
C
2
-
ns
1
+125
o
C, -55
o
C
2
-
ns
Hold Time
CE to CP
TH
VCC = 4.5V
1
+25
o
C
2
-
ns
1
+125
o
C, -55
o
C
2
-
ns
Hold Time
U/D to CP
TH
VCC = 4.5V
1
+25
o
C
0
-
ns
1
+125
o
C, -55
o
C
0
-
ns
Recovery Time
TREC
VCC = 4.5V
1
+25
o
C
12
-
ns
1
+125
o
C, -55
o
C
18
-
ns
CP Pulse Width
TW
VCC = 4.5V
1
+25
o
C
16
-
ns
1
+125
o
C, -55
o
C
24
-
ns
PL Pulse Width
TW
VCC = 4.5V
1
+25
o
C
20
-
ns
1
+125
o
C, -55
o
C
30
-
ns
NOTE:
1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly
tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.
Spec Number
518621