ChipFind - документация

Электронный компонент: HIP5010IS

Скачать:  PDF   ZIP
2-3
File Number
4029.5
HIP5010, HIP5011
7V, 17A SynchroFETTM Complementary
Drive Synchronous Half-Bridge
Designed with the P6 and Pentium in mind, the Intersil
SynchroFETTM family provides a new approach for
implementing a synchronous rectified buck switching regulator.
The SynchroFET replaces two power DMOSs, a Schottky
diode, two gate drivers and synchronous control circuitry. The
complementary drive circuit turns the upper FET on and the
lower FET off when the input from the PWM is high. When the
input from the PWM goes low the upper FET turns off and the
lower FET turns on. The HIP5011 has a PWM pin that inverts
the relationship from the input to PHASE. This architecture
allows the designer to utilize a low cost single-ended PWM
controller in either a current or voltage mode configuration. The
SynchroFET operates in continuous conduction mode reducing
EMI constraints and enabling high bandwidth operation.
Several features ensure easy start-up. First, the supply currents
stay below specification as the supply voltages ramp up; no
unexpected surges occur that might perturb a soft-start or
deplete a charge-pump. Second, any power-up sequence of
the V
CC
, V
IN
, or PWM pins can be used without causing large
currents. Third, the chip operates when V
CC
is greater than 2V
so V
CC
can be created from a charge pump powered from V
IN
.
Features
Complementary Drive, Half-Bridge Power NMOS
Use With Low-Cost Single-Output PWM Controllers
Improve Efficiency Over Conventional Buck Converter with
Schottky Clamp
Minimum Deadtime Provided by Adaptive Shoot-Through
Protection Eliminates External Schottky
Grounded Case for Low EMI and Simple Heatsinking
Low Operating Current
Frequency Exceeding 1MHz
Dual Polarity Input Options
All Pins Surge Protected
Applications
5V to
3.3V Synchronous Buck Converters
Pentium and P6 Power Supplies
PowerPC
TM
Power Supplies
Bus Terminations (BTL and GTL)
Drive 5V Motors Directly from Microprocessor
Typical Application Block Diagram
Pentium is a registered trademark of Intel Corporation.
PowerPCTM is a trademark of International Business Machines.
SynchroFETTM is a trademark of Intersil Corporation.
Pinouts
HIP5010IS1, HIP5011IS1 (SIP - VERTICAL)
TOP VIEW
HIP5010IS, HIP5011IS (SIP - GULLWING)
TOP VIEW
1 PHASE
2 V
IN
3 V
CC
4
5 PWM (HIP5010), PWM (HIP5011)
6 V
IN
7 PHASE
GND (TAB)
FRONT ROWS = PINS 1, 3, 5, 7
BACK ROWS = PINS 2, 4, 6
1 PHASE
2 V
IN
3 V
CC
4
5 PWM (HIP5010), PWM (HIP5011)
6 V
IN
7 PHASE
GND
(TAB)
Ordering Information
PART
NUMBER
TEMP.
RANGE (
o
C)
PACKAGE
PKG.
NO.
HIP5010IS
-40 to 85
7 Ld Gullwing SIP
Z7.05B
HIP5010IS1
-40 to 85
7 Ld Staggered Vertical SIP Z7.05C
HIP5011IS
-40 to 85
7 Ld Gullwing SIP
Z7.05B
HIP5011IS1
-40 to 85
7 Ld Staggered Vertical SIP Z7.05C
+12V
+3.3V
PHASE
PWM
V
IN
V
CC
CONTROL
+5V
HIP5010
PWM
CONTROLLER
SYNCHRONOUS RECTIFIED BUCK CONVERTER
GND
Data Sheet
March 1996
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
Intersil Corporation 1999
2-4
Non-Inverting SynchroFET Block Diagram
HIP5010
DRIVER
DRIVER
V
IN
PHASE
GND
V
CC
BUFFER
PWM
V
CC
ADAPTIVE
SHOOT-THROUGH
PROTECTION
Inverting SynchroFET Block Diagram
HIP5011
DRIVER
DRIVER
V
IN
PHASE
GND
V
CC
BUFFER
PWM
V
CC
ADAPTIVE
SHOOT-THROUGH
PROTECTION
HIP5010, HIP5011
2-5
Absolute Maximum Ratings
Thermal Information
(Typical)
Supply Voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +16V
Input Voltage V
IN
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7V
I
PHASE,
I
VIN,
I
GND
(T
J
= 25
o
C) . . . . . . . . . . . 17A (Repetitive Peak)
I
PHASE,
I
VIN,
I
GND
(T
J
= 150
o
C) . . . . . . . . . . 15A (Repetitive Peak)
PWM Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -4V to +16V
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 3 (4kV)
Lead Temperature (Soldering 10s) (Lead Tips Only). . . . . . . 300
o
C
Storage Temperature Range . . . . . . . . . . . . . . . . . . -65
o
C to 150
o
C
Junction Temperature Range . . . . . . . . . . . . . . . . . . -40
o
C to 150
o
C
Operating Conditions
Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . +12V, 20%
Input Voltage VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0V to 5.5V
Supply Voltage, VCC, minimum for charge-pumped start-up . +4.0V
Package
JC
JA
(
o
C/W)
(
o
C/W)
0
1
2
3
3
SOIC (IB) . . .
26
63
45
42
41
35
SIP (IS). . . . .
2
55
30
25
24
18
SIP (IS1). . . .
2
-
-
-
-
-
Versus additional square inches of 1 ounce copper on the
printed circuit board
.
JC
is measured to pin 12 for the SOIC. Printed circuit board
had 1 square inch of copper. For SIP Packages value shown is
typical with an infinite heat sink.
200 linear feet per minute of air flow.
I
PHASE
.SIPs:11.5A(RMS), 11.2A(DC); SOIC:7.4A(RMS), 7.4A(DC)
I
VIN
. . . SIPs:10.0A(RMS), 8.5A(DC); SOIC:6.4A(RMS), 6.4A(DC)
I
GND
. . . . .SIPs:8.5A(RMS), 6.0A(DC); SOIC:5.4A(RMS), 5.4A(DC)
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the recommended operating conditions of this specification is not implied.
Electrical Specifications
PARAMETERS
SYMBOL
TEST CONDITIONS
T
J
= 25
o
C
T
J
= - 40
o
C
T
J
= 150
o
C
UNITS
MIN
TYP
MAX
MIN
MAX
r
DS(ON)
Upper MOSFET
R
DSU
V
CC
= 12V, VIN = 5V
-
34
39
-
65
m
r
DS(ON)
Lower MOSFET
R
DSL
V
CC
= 12V, VIN = 5V
-
36
42
-
68
m
V
IN
Operating Current
I
VINO
V
IN
= 5V, No Load, 500kHz
-
5
8
-
10
mA
V
IN
Quiescent Current
I
VIN
PWM or PWM = V
CC
or GND
-
0.1
10
-
100
A
V
CC
Operating Current
I
CCO
V
CC
= 12V, 500kHz
-
8
12
-
15
mA
V
CC
Quiescent Current (HIP5010)
I
CCIH
PWM = V
CC
-
80
-
-
400
A
V
CC
Quiescent Current (HIP5010)
I
CCIL
PWM = GND
-
0.1
10
-
100
A
V
CC
Quiescent Current (HIP5011)
I
CCNIH
PWM = V
CC
-
0.1
10
-
100
A
V
CC
Quiescent Current (HIP5011)
I
CCNIL
PWM = GND
-
140
-
-
400
A
Low Level PWM Input Voltage
V
IL
-
1.8
-
1
-
V
High Level PWM Input Voltage
V
IH
-
2.1
-
-
3
V
PWM Input Voltage Hysteresis
V
IHYS
-
0.3
-
-
-
V
Input Pulldown Resistance (HIP5010)
R
PWM
-
220
-
100
400
k
Input Pullup Resistance (HIP5011)
R
PWM
-
220
-
100
400
k
Switching Specifications
PARAMETERS
SYMBOL
TEST CONDITIONS
T
J
= 25
o
C
T
J
= - 40
o
C
T
J
= 150
o
C
UNITS
MIN
TYP
MAX
MIN
MAX
Upper Device Turn-Off Delay
t
PHL
V
CC
= 12V, I
PHASE
= -1A
-
30
50
-
80
ns
Lower Device Turn-Off Delay
t
PLH
V
CC
= 12V, I
PHASE
= +1A
-
30
50
-
80
ns
Dead Time
t
DT
V
CC
= +12V, I
PHASE
= -1A
-
10
-
-
-
ns
Phase Rise-Time
t
r
V
CC
= 12V, I
PHASE
= -1A
-
20
-
-
-
ns
Phase Fall-Time
t
f
V
CC
= 12V, I
PHASE
= +1A
-
20
-
-
-
ns
HIP5010, HIP5011
2-6
Timing Diagram
Pin Descriptions
SYMBOL
DESCRIPTION
V
CC
Positive supply to control logic and gate drivers. De-couple this pin to GND.
V
IN
FET Switch Input Voltage. De-couple this pin to GND. Tie all VIN terminals together.
PHASE
Output. Tie all phase terminals together.
PWM (HIP5010)
PWM (HIP5011)
Single Ended Control Input. This input connects to the PWM controller output.
GND
System Ground.
12V
2V
12V
0V
2V
0V
5V
4.5V
2.5V
0.5V
0V
-0.5V
t
PHL
t
PLH
t
f
t
r
t
DT
PWM (HIP5010)
PWM (HIP5011)
PHASE
NOTE: I
PHASE
= +1A for t
PLH
and t
f
, I
PHASE
= -1A for t
PHL
, t
DT
, and t
r
.
FIGURE 1.
HIP5010, HIP5011
2-7
Typical Performance Curves
FIGURE 2. I
CCO
vs FREQUENCY
FIGURE 3. I
VINO
vs FREQUENCY
FIGURE 4. R
DSU
vs V
CC
FIGURE 5. R
DSL
vs V
CC
FIGURE 6. R
DSU
OR R
DSL
vs TEMPERATURE
0
100
200
300
400
500
600
700
800
900
1000
FREQUENCY (kHz)
I
CCO
(mA)
20
18
16
14
12
10
8
6
4
2
0
0
100
200
300
400
500
600
700
800
900
1000
FREQUENCY (kHz)
I
VINO
(mA)
6.0
5.5
5.0
4.5
3.5
3.0
2.5
2.0
1.5
1.0
0
4
5
6
7
8
9
10
11
12
V
CC
(V)
r
DSU
(m
)
120
110
100
90
80
70
60
50
40
30
20
13
14
15
16
V
IN
= 5V
V
IN
= 3.3V
4
5
6
7
8
9
10
11
12
V
CC
(V)
r
DSL
(m
)
120
110
100
90
80
70
60
50
40
30
20
13
14
15
16
V
IN
= 5V AND 3.3V
-40
-20
0
20
40
60
80
100
120
140
1.8
1.7
1.6
1.5
1.4
1.3
1.2
1.1
1.0
0.9
0.8
0.7
0.6
TEMPERATURE (
o
C)
R
DSU
OR R
DSL
(NORMALIZED)
HIP5010, HIP5011