ADVANCE INFORMATION Data Sheet No. PD60164A
IR1110
System Block Diagram
Product Summary
V
DDS
/V
SS
+/- 5V
I
SS
/I
DD
+/- 5mA
DC bus registration
100msec (typ.)
response time
Min. DC bus regulation 35% of V
DCMAX
voltage with capacitive load
Programmable
100msec to
DC bus ramp time
330msec (typ.)
SOFT START CONTROLLER IC
Features
Self-contained soft charging of DC bus capacitor
DC bus voltage regulation
3-phase or 1-phase AC input
Applicable to 115/230/380/460/575V AC input
Drives SCR phase controlled half bridge
Programmable ramp rate
Protection against DC bus short circuit
Fast power dip ride through with automatic ramp back
Selectable shutdown on single phase loss
1-phase and 3-phase loss fault output
Insensitive to phase rotation
High line or low line fault output
Low power consumption
Integrated watchdog function for each phase
64-pin MQFP package
Description
The IR1110 is a high performance analog IC designed
to control ramp rate and voltage of the DC bus from
either single or three phase AC line voltage input. It con-
trols a SCR half bridge and provides robust ride through
capability in event of transient loss of line, and DC bus
regulation with eternal reference input. Comprehensive
line status fault output including 1/3 phase loss and high
or low line fault provides versatile line diagnostic capa-
bility to the system. The IR1110 is based on advanced
low power design so it can utilize the SCR snubber
derived power supply.
Typical Application
Motor drives
Welders
Battery chargers
Power supplies
S n u b b e r a n d
S n u b b e r d e r i v e d
p o w e r s u p p l y
(Optional)
a n d
P e r i p h e r a l
C o m p o n e n t s
IR1110
A C
3 - P h a s e
Input
+
-
(Optional)
Package
64 Lead MQFP
2
IR1110
ADVANCE INFORMATION
www.irf.com
Symbol Definition
Min.
Max.
Units
V
DD
Positive supply voltage
--
6.0
V
SS
Negative supply voltage
--
-6.0
V
IN
Operating input voltage range on UIN,VIN & WIN pins
(V
SS
+ 0.4)
(V
DD
- 0.4)
V
BIN
Operating input voltage on VBOS and VBNEG
- 4.5
3.0
V
LED
Operating input voltage on 1PHLED, LNLED, and LNLSLED pins
--
V
DD
V
LNSET
Operating input voltage on LNSET
--
(V
DD
- 0.4)
I
LED
Sinking current on 1PHLED, LNLED, and LNLSLED pins
--
3
mA
Rth
JA
Thermal resistance, junction to ambient
--
60
T
A
Operating ambient temperature
-40
85
T
J
Junction temperature
--
150
T
S
Storage temperature
-55
150
T
L
Lead temperature (soldering, 10 seconds)
--
300
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage param-
eters are absolute voltages referenced to AGND and DGND, all currents are defined positive into any lead. The thermal
resistance and power dissipation ratings are measured under board mounted and still air conditions.
V
C/W
C
Recommended Component Values
All capacitors are rated 6.3V unless otherwise specified. All resistors are rated 1/16W unless otherwise specified. The
typical connection diagram is shown in figure 3. For proper operation the device should be used with the recommended
components specified below.
Symbol Definition
Typ.
Tolerance Units
Comments
Q
U
Phase U/V/W complementary MOSFET
IRF7509
Complementary
Q
V
NMOS/PMOS
Q
W
Driver
R
U1
Resistor divider for input voltage
3.4 X
1%
k
Note 1
R
V1
VACrms
.25W
R
W1
max
R
B
Bias resistor
249k
1%
R
U2
Resistor divider for input voltage
9.09k
1%
R
V2
R
W2
R
ERR
DC bus regulation error resistor
2M
5%
R
CLAMP1
Ramp clamp resistor 1
430k
5%
R
CLAMP2
Ramp clamp resistor 2
100k
5%
R
RAMP
Ramp resistor
82k
5%
3
IR1110
ADVANCE INFORMATION
www.irf.com
Recommended Operating Conditions cont.
All capacitors are rated 6.3V unless otherwise specified. All resistors are rated 1/16W unless otherwise specified. The
typical connection diagram is shown in figure 3. For proper operation the device should be used with the recommended
components specified below.
Symbol Definition
Typ.
Tolerance Units
Comments
R
PKLL1
Line voltage peak holding resistor 1
2.2M
5%
R
PKLL2
Line voltage peak holding resistor 2
6.8M
5%
R
DIP1
Voltage dip resistor 1
332k
1%
R
DIP2
Voltage dip resistor 2
1.0M
1%
R
DFIL
Voltage dip filter resistor
15k
5%
R
PKD
Timing wave peak voltage discharge resistor
1M
5%
R
PKFIL
Timing wave peak voltage filter resistor
56k
5%
R
POS1
Resistor divider for DC bus voltage input
3.2 X
1%
k
Note 1,2
R
NEG1
VACrmsmax
.5W
R
POS2
Feedback resistor for DC bus voltage Amp
9.09k
1%
R
NEG2
Resistor divider for DC bus voltage
9.09k
1%
R
WDU
Phase U/V/W watchdog resistor
845k
1%
Note 3
R
WDV
R
WDW
R
LS1
Line fault output reference divider resistor 1
357k
1%
R
LS2
Line fault output reference divider resistor 2
78.7k
1%
R
SG1
SCR firing anode voltage reference resistor 1
0.82k X
1%
Note 4
VACrmsmax
R
SG2
SCR firing anode voltage reference resistor 2
10k
1%
R
INTU
Phase U/V/W integrator resistor
1M
1%
R
INTV
R
INTW
R
INTRU
Phase U/V/W integrator reset resistor
33.2k
1%
R
INTRV
R
INTRW
R
LED1
LNLSLED pin resistor for opto interface
6.2k
5%
R
LED2
LNLED pin resistor for opto interface
6.2k
5%
R
U,
R
V,
R
W
Phase U/V/W SCR driver pull-up resistor
5.6k
5%
R
GU
Phase U/V/W SCR driver output resistor
33
5%
R
GV
.25W
R
GW
R
DU
Phase U/V/W SCR driver filter resistor
470
5%
R
DV
.
R
DW
4
IR1110
ADVANCE INFORMATION
www.irf.com
Special Mode of Operation
1. Dedicated single phase operation
For operation with a one-phase bridge, connect 1PHSEL (pin12) to V
SS
. Use the U and V inputs. Connect WIN (pin3) to
ground. Use the SCRU (pin47) and SCRV (pin46) outputs. Use R
PKD
= 3.0M
, R
WDU,
R
WDV = 1.0
M
,
CINTU,CINTV =
0.0068
F 2%.
The following components can be omitted: R
W1
, R
W2
, R
WDW
, C
WDW
, R
INTW
, R
INTRW
, C
INTW
.
2. Operation without DC bus voltage regulation
For operation without bus voltage, ie. maximum DC bus voltage only, connect VBREF (pin8) to VSS. RERR and CERR can
be omitted. Connect DCREGC (pin10) to ground.
Recommended Operating Conditions cont.
All capacitors are rated 6.3V unless otherwise specified. All resistors are rated 1/16W unless otherwise specified. The
typical connection diagram is shown in figure 3. For proper operation the device should be used with the recommended
componens specified below.
Note 1) Power rating is based on 550VAC rms maximum. For lower AC line voltage, power can be reduced proportionally. Vac
rms max = Maximum operating RMS value of AC line voltage. Use the nearest standard 1% value to calculated value. Resistor
must be rated for peak line voltage.
Note 2) R
POS2
is not required if no series inductor(s) in place on positive DC bus. Resistor must be rated for peak line voltage.
Note 3) V
DD
= 5.0V
2.5%. If 5.1V
2% zener diode sets V
DD
, use 866k 1%.
Note 4) With these values LNLED is used for low line detection and is low at line voltage greater than approximately 57% of
Vacrms maximum voltage.
Note 5) Use the nearest standard 1% value to calculated value.
Note 6) C
RAMP
and R
RAMP
sets the bus voltage ranp-up time. Minimum value of C
RAMP
is 0.68
F, maximum value is
3.3
F. See Operation Description - Ramp Circuit.
Symbol Definition
Typ.
Tolerance Units
Comments
C
UVLO
Capacitor on UVLOCAP pin
.1
5%
C
1PH
Capacitor on 1PHCAP pin
.001
5%
C
3PH
Capacitor on 3PHCAP pin
.022
5%
C
ERR
Capacitor on DCREGC pin
.22
10%
C
RAMP
Capacitor on CRAMP pin
1.0
10%
C
PKLL
Capacitor on VPKLL pin
.1
10%
C
BDIP1
Capacitor on BDIP1
3300
5%
C
BDIP2
Capacitor on BDIP2
1000
5%
C
HOLD
Capacitor on BDIPHLD
.33
10%
C
PK
Capacitor on VPK
.33
10%
C
WDU
Capacitor on WDCAPU, WDCAPV, and
.027
2%
C
WDV
WDCAPW
C
WDW
C
INTU
Capacitor between CINTU/V/W and
.0082
2%
C
INTV
INTNU/V/W
C
INTW
C
U,
C
V,
C
W
Capacitor in SCR driver circuit .0047/25V
10%
D
RAMP
Diode in series with RRAMP
IN4148
Opto1,Opto2 Fault output opto couplers HCPL0701
F
F
PF
5
IR1110
ADVANCE INFORMATION
www.irf.com
Symbol
Definition
Min.
Typ. Max. Units Test Conditions
V
DD
Positive Supply Voltage
4.8
5.1
5.6
Note 3
V
SS
Negative Supply Voltage
-4.8
-5.1
-5.6
Note 3
I
DD
VDD Supply Current
---
3.0
6.0
Note 4
I
SS
VSS Supply Current
---
-3.0
-5.0
Note 4
V
IN
Input Voltage Range for UIN, VIN, and WIN
1.5
---
4.0
V
BREF
Input Voltage Range for VBREF
0
---
5.0
Note 1
V
IL1
Input logic low voltage on 1PHEN, LNLSSL
---
---
-2.0
V
IH1
Input logic high voltage on 1PHEN, LNLSSL
2.2
---
---
V
PCINT
Positive Output Voltage Swing at CINTU, CINTV,
---
4.0
4.5
Peak voltage of Vin
and CINTW Pins
= 4.0V
V
PCR+
Positive Output Voltage Swing at CRAMP Pin
---
4.0
4.5
V
PCR-
Negative Output Voltage Swing at CRAMP Pin
0
---
---
I
1PHCAP+
Sourcing Current at 1PHCAP pin
---
2.0
---
1PHCAP=VSS
I
1PHCAP-
Sinking Current at 1PHCAP pin
---
5.0
---
1PHCAP=GND
I
3PHCAP+
Sourcing Current at 3PHCAP pin
---
3.0
---
3PHCAP=VSS
I
3PHCAP-
Sinking Current at 3PHCAP pin
---
15.0
---
3PHCAP=GND
VOL
LED
Output Low Voltage at 1PHLED, LNLSLED, and
0
0.12
.4
Output sinking
LNLED pins
current = 3.0mA
VOH
LED
Output High Voltage at 1PHLED, LNLSLED,
V
DD
---
V
DD
Output sourcing
and LNLSLED pin
0.4
current = 3mA
UVLO
Undervoltage lockout between VDD-GND
4.1
4.4
4.6
I
UVLO+
Sinking Current at UVLOCAP pin
60
86
110
uA
VUVLOCAP=VDD
VH
SCR
Output Voltage at High level at SCRU, SCRV,
---
4.5
---
I
O
= 1mA
and SCRW pins
VL
SCR
Output Voltage at Low level at SCRU, SCRV,
---
0.1
0.31
I
O
= -1mA
and SCRW pins
V
RAMPBUF
Output Voltage at VRAMP pin
---
4.0
---
R
VBREF
Input Resistance On VBREF pin
---
400
---
k
I
BDIPCAP
Sourcing Current of BDIPCAP pin
---
5
---
uA
BDIPCAP=VSS
Vt
LNLED+
Peak threshold voltage on UIN/VIN/WIN pins
2.2
2.3
2.4
VLNSET = 1.0V
for LNLED to switch low
Vt
LNLED-
Peak threshold voltage on UIN/VIN/WIN pins
2.0
2.1
2.2
Note 2
for LNLED to switch high
Vt
LNLS
Peak threshold voltage on UIN/VIN/WIN pins
---
.5
---
All input voltages
for LNLSLED to stay low
present
Vt
1PH
Peak threshold voltage on UIN/VIN/WIN pins
---
.5
---
All input voltages
for 1PHLED to stay low
present
DC Electrical Characteristics
R
BIAS
= 249K/1%, V
DD
= 5.1V, V
SS
= 5.1V and T
A
= 25C unless otherwise specified.
V
mA
V
A
V
V
V
See notes on page 6
PDF 
ZIP