ChipFind - документация

Электронный компонент: IR1210

Скачать:  PDF   ZIP
www.docs.chipfind.ru
background image
Data Sheet No. PD60165-C
IR1210
Block Diagram
Package
Product Summary
I
O
+/-
1.5A / 1.5A
V
OUT
6V - 20V
t
on/off
(typ.)
85 & 65 ns
DUAL LOW SIDE DRIVER
Features
Gate drive supply range from 6 to 20V
CMOS Schmitt-triggered inputs with pull-up
Matched propagation delay for both channels
Outputs out of phase with inputs
Description
The IR1210 is a low voltage, high speed power
MOSFET and IGBT driver. Proprietary latch immune
CMOS technologies enable ruggedized monolithic
construction. Logic inputs are compatible with stan-
dard CMOS or LSTTL outputs. The output drivers
feature a high pulse current buffer stage designed
for minimum driver cross-conduction. Propagation
delays between two channels are matched.
8 Lead SOIC
8
7
6
5
4
3
2
1
N C
O U T A
V s
I N A
G N D
I N B
O U T B
N C
IR1210
I N B
I N A
T O
L O A D
The IR1210 part number has
been updated and changed to
IR4426/IR4427/IR4428
Please see new data sheet
background image
2
IR1210
ADVANCED INFORMATION
www.irf.com
Symbol Definition
Min.
Max.
Units
V
S
Fixed supply voltage
-0.3
25
V
O
Output voltage
-0.3
V
S
+ 0.3
V
IN
Logic input voltage (INA/N & INB/N)
-0.3
V
S
+ 0.3
P
D
Package power dissipation @ T
A
+25C
--
0.625
W
Rth
JA
Thermal resistance, junction to ambient
--
200
C
/
W
T
J
Junction temperature
--
150
T
S
Storage temperature
-55
150
T
L
Lead temperature (soldering, 10 seconds)
--
300
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage param-
eters are absolute voltages referenced to GND. The thermal resistance and power dissipation ratings are measured
under board mounted and still air conditions.
V
C
Symbol Definition
Min.
Max.
Units
V
S
Fixed supply oltage
6
20
V
O
Output voltage
0
V
S
V
IN
Logic input voltage (INA/N & INB/N)
0
V
S
T
A
Ambient temperature
-40
125
Recommended Operating Conditions
The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the
recommended conditions. All voltage parameters are absolute voltages referenced to GND.
C
V
Symbol
Definition
Min.
Typ. Max. Units Test Conditions
V
IH
Logic "0" input voltage (OUT=LO)
2.7
--
--
V
IL
Logic "1" input voltage (OUT=HI)
--
--
0.8
V
OH
High level output voltage, V
BIAS
-V
O
--
--
1.2
V
OL
Low level output voltage, V
O
--
--
0.1
I
IN+
Logic "1" input bias current (OUT=HI)
--
5
15
V
IN
= 0V
I
IN-
Logic "0" input bias current (OUT=LO)
--
-10
-30
V
IN
= V
S
I
QS
Quiescent Vs supply current
--
100
200
V
IN
= 0V or V
S
I
O+
Output high short circuit pulsed current
1.5
2.3
--
V
O
= 0V, V
IN
= 0
PW
10 s
I
O-
Output low short circuit pulsed current
1.5
3.3
--
V
O
= 15V, V
IN
= V
S
PW
10 s
DC Electrical Characteristics
V
BIAS
(V
S
) = 15V, T
A
= 25C unless otherwise specified. The V
IN
, and I
IN
parameters are referenced to GND and are
applicable to input leads: INA/N and INB/N. The V
O
and I
O
parameters are referenced to GND and are applicable to the
output leads: OUTA and OUTB.
A
A
V
background image
3
IR1210
ADVANCED INFORMATION
www.irf.com
Functional Block Diagram
Lead Assignment and Definitions
Symbol
Description
V
S
Supply voltage
GND
Ground
INA
Logic input for gate driver output (OUTA), out of phase
INB
Logic input for gate driver output (OUTB), out of phase
OUTA
Gate drive output A
OUTB
Gate drive output B
Symbol
Definition
Min.
Typ. Max. Units Test Conditions
td1
Turn-on propagation delay
--
85
160
td2
Turn-off propagation delay
--
65
150
tr
Turn-on rise time
--
15
35
tf
Turn-off fall time
--
10
25
Dynamic Electrical Characteristics
V
BIAS
(V
S
) = 15V, C
L
= 1000 pF, T
A
= 25C unless otherwise specified.
INA
GND
INB
OUTA
V
S
OUTB
ns
figures 2 & 3
PREDRV
D R V
PREDRV
D R V
G N D
OUTB
OUTA
Vs
INB
INA
Vs
5V
5V
background image
4
IR1210
ADVANCED INFORMATION
www.irf.com
8 Lead SOIC
01-0021 08
background image
5
IR1210
ADVANCED INFORMATION
www.irf.com
Figure 1. Timing Diagram
Figure 2. Switching Time Waveforms
Figure 3. Switching Time Test Circuit
INA
I N B
O U T A
O U T B
I N A
I N B
O U T A
O U T B
t
d1
t
r
5 0 %
9 0 %
1 0 %
5 0 %
9 0 %
1 0 %
t
d2
t
f
INA
INB
O U T A
O U T B
5
7
3
6
4 . 7 U F
0 . 1 U F
C
L
= 1 0 0 0 P F
C
L
= 1 0 0 0 P F
V
S
= 15V
2
4
WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105
Data and specifications subject to change without notice. 12/20/2000