ChipFind - документация

Электронный компонент: IRU3138

Скачать:  PDF   ZIP
IRU3138
1
Rev. 1.0
01/29/04
www.irf.com
DESCRIPTION
The IRU3138 controller IC is designed to provide a low
cost synchronous Buck regulator for voltage tracking
applications such DDR memory and general purpose
on-board DC to DC converter. Modern micro processors
combined with DDR memory, need high-speed bandwidth
data bus which requires a particular bus termination volt-
age. This voltage will be tightly regulated to track the
half of chipset voltage for best performance. The IRU3138
together with two N-channel MOSFETs, provide a low
cost solution for such applications. This device features
a programmable frequency set from 200KHz to 400KHz,
under-voltage lockout for both Vcc and Vc supplies, an
external programmable soft-start function as well as
output under-voltage detection that latches off the de-
vice when an output short is detected.
1A Peak Output Drive Capability
0.8V Precision Reference Voltage Available
Shuts off both drivers at shorted output
and shutdown
200KHz to 400KHz operation set by an external
resistor
Soft-Start Function
Uncommitted Error Amplifier available for DDR
voltage tracking application
Protects the output when control FET is shorted
Synchronous Controller in 14-Pin Package
PACKAGE ORDER INFORMATION
FEATURES
SYNCHRONOUS PWM CONTROLLER
FOR TERMINATION POWER SUPPLY APPLICATIONS
T
A
(C)
DEVICE PACKAGE
0 To 70
IRU3138CS 14-Pin Plastic SOIC NB (S)
Data Sheet No. PD94701
Figure 1 - Typical application of IRU3138 when V
TT
tracks the V
DDQ
.
APPLICATIONS
DDR memory source sink Vtt application
Graphic Card
Low cost on-board DC to DC such as
5V to 3.3V, 2.5V or 1.8V
TYPICAL APPLICATION
IRU3138
U1
Vcc
Vc
HDrv
LDrv
Fb
Gnd
Comp
SS/SD
C1
0.1uF
C2
1uF
C5
0.1uF
C7
3300pF
R3
13K
Q1
IRF7460
Q2
IRF7456
L2
3.3uH
L1
1uH
C3
2x 47uF
C4
47uF
Vtt
1.25V @ 10A
C6
2x 150uF
40m
V
12V
PGnd
Rt
V
P
V
REF
R1
1K
R2
1K
DDR
Memory
V
DDQ
(2.5V)
5V
D1
BAT54
2
Rev. 1.0
01/29/04
IRU3138
www.irf.com
ELECTRICAL SPECIFICATIONS
Unless otherwise specified, these specifications apply over V
CC
=5V, V
C
=12V and T
A
=0 to 70C. Typical values refer
to T
A
=25C. Low duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient
temperature.
ABSOLUTE MAXIMUM RATINGS
V
CC
Supply Voltage .................................................. -0.5V - 25V
V
C
Supply Voltage .................................................... -0.5V - 25V
Storage Temperature Range ...................................... -65C To 150C
Operating Junction Temperature Range ..................... 0C To 125C
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device.
PARAMETER
SYM TEST CONDITION
MIN TYP MAX
UNITS
Reference Voltage
V
REF
Voltage
Fb Voltage Line Regulation
UVLO
UVLO Threshold - V
CC
UVLO Hysteresis - V
CC
UVLO Threshold - V
C
UVLO Hysteresis - V
C
UVLO Threshold - Fb
UVLO Hysteresis - Fb
Supply Current
V
CC
Dynamic Supply Current
V
C
Dynamic Supply Current
V
CC
Static Supply Current
V
C
Static Supply Current
Soft-Start Section
Charge Current
Oscillator
Frequency
Ramp Amplitude
5<V
CC
<12
Supply Ramping Up
Supply Ramping Up
Fb Ramping Down
Note 1
Freq=200KHz, C
L
=3000pF
Freq=200KHz, C
L
=3000pF
SS=0V
SS=0V
SS=0V
Rt=Open
Rt=Gnd
Note 1
0.784
4.0
3.0
0.3
15
180
360
0.8
4.25
0.25
3.5
0.25
0.4
0.02
6.5
11
4
2.5
20
200
400
1.25
0.816
1.6
4.5
3.65
0.5
8
14
6
4
26
220
440
V
mV
V
V
V
V
V
V
mA
mA
mA
mA
m
A
KHz
V
u
JA
=88
8
C/W
V
FB
L
REG
UVLO Vcc
UVLO Vc
UVLO Fb
Dyn Icc
Dyn Ic
I
CCQ
I
CQ
SS
IB
Freq
V
RAMP
PACKAGE INFORMATION
14-PIN PLASTIC SOIC NB (S)
Fb
Vcc
LDrv
Gnd
PGnd
HDrv
Vc
Rt
7
6
5
4
8
9
10
11
3
2
1
12 Comp
13
14 NC
V
P
V
REF
NC
SS/SD
IRU3138
3
Rev. 1.0
01/29/04
www.irf.com
PARAMETER
SYM TEST CONDITION
MIN TYP MAX
UNITS
This pin is connected directly to the output of the switching regulator via resistor divider to
provide feedback to the Error amplifier.
Non-inverting input of error amplifier.
Reference Voltage.
This pin provides biasing for the internal blocks of the IC as well as power for the low side
driver. A minimum of 1
m
F, high frequency capacitor must be connected from this pin to
ground to provide peak drive current capability.
No Connection.
Output driver for the synchronous power MOSFET.
Analog ground for internal reference and control circuitry. Connect to PGnd with a short
trace.
This pin serves as the separate ground for MOSFET's drivers and should be connected to
system's ground plane. A high frequency capacitor (0.1
m
F to 1
m
F) must be connected
from V
CC
and V
C
pins to this pin for noise free operation.
Output driver for the high side power MOSFET. This pin should not go negative (below
ground), this may cause problem for the gate drive circuit. It can happen when the inductor
current goes negative (Source/Sink), soft-start at no load and for the fast load transient
from full load to no load. To prevent negative voltage at gate drive, a low forward voltage
drop diode might be connected between this pin and ground.
This pin is connected to a voltage that must be at least 4V higher than the bus voltage of
the switcher (assuming 5V threshold MOSFET) and powers the high side output driver. A
minimum of 1
m
F, high frequency capacitor must be connected from this pin to ground to
provide peak drive current capability.
The switching frequency can be Programmed between 200KHz and 400KHz by connect-
ing a resistor between Rt and Gnd. Floating the pin set the switching frequency to 200KHz
and grounding the pin set the switching frequency to 400KHz.
Compensation pin of the error amplifier. An external resistor and capacitor network is
typically connected from this pin to ground to provide loop compensation.
This pin provides soft-start for the switching regulator. An internal current source charges
an external capacitor that is connected from this pin to ground which ramps up the output
of the switching regulator, preventing it from overshooting as well as limiting the input
current. The converter can be shutdown by pulling this pin below 2.8V.
Error Amp
Fb Voltage Input Bias Current
Fb Voltage Input Bias Current
V
P
Voltage Range
Transconductance
Output Drivers
Rise Time
Fall Time
Dead Band Time
Max Duty Cycle
Min Duty Cycle
SS=3V, Fb=1V
SS=0V, Fb=1V
C
LOAD
=3000pF
C
LOAD
=3000pF
Fb=0.7V, Freq=200KHz
Fb=1.5V
0.7
500
85
0.1
50
800
35
35
100
90
m
A
m
A
V
m
mho
ns
ns
ns
%
%
1
2
3
4
5
14
6
7
8
9
10
11
12
13
Fb
V
P
V
REF
V
CC
NC
LDrv
Gnd
PGnd
HDrv
V
C
Rt
Comp
SS / SD
I
FB1
I
FB2
GM
Tr
T
f
T
DB
Ton
Toff
1.5
1000
70
70
0
Note 1: Guaranteed by design, but not tested in production.
PIN DESCRIPTIONS
PIN# PIN SYMBOL PIN DESCRIPTION
4
Rev. 1.0
01/29/04
IRU3138
www.irf.com
BLOCK DIAGRAM
Figure 2 - Simplified block diagram of the IRU3138.
64uA Max
POR
Oscillator
Error Amp
Ct
Error Comp
Reset Dom
POR
0.4V
FbLo Comp
Vc
HDrv
Vcc
LDrv
PGnd
4.25V
Vc
3.5V
0.2V
0.25V
Bias
Generator
3V
1.25V
POR
SS/SD
Fb
Comp
25K
25K
0.8V
3V
R
S
Q
V
P
V
REF
Rt
Gnd
Rt
3
13
2
1
12
11
10
9
4
6
8
7
2.8V
SS
Vcc
20uA
1.25V
IRU3138
5
Rev. 1.0
01/29/04
www.irf.com
THEORY OF OPERATION
Introduction
The IRU3138 is a fixed frequency, voltage mode syn-
chronous controller and consists of a precision refer-
ence voltage, an error amplifier, an internal oscillator, a
PWM comparator, 1A peak gate driver, soft-start and
shutdown circuits (see Block Diagram). The output volt-
age of the synchronous converter is set and controlled
by the output of the error amplifier; this is the amplified
error signal from the sensed output voltage and the refer-
ence voltage. This voltage is compared to a fixed fre-
quency linear sawtooth ramp and generates fixed fre-
quency pulses of variable duty-cycle, which drives the
two N-channel external MOSFETs.The timing of the IC
is provided through an internal oscillator circuit which
uses on-chip capacitor. The oscillation frequency is pro-
grammable between 200KHz to 400KHz by using an
external resistor. Figure 4A shows switching frequency
vs. external resistor.
Soft-Start
The IRU3138 has a programmable soft-start to control
the output voltage rise and limit the current surge at the
start-up. To ensure correct start-up, the soft-start se-
quence initiates when the Vc and Vcc rise above their
threshold (3.5V and 4.25V respectively) and generates
the Power On Reset (POR) signal. Soft-start function
operates by sourcing an internal current to charge an
external capacitor to about 3V. Initially, the soft-start func-
tion clamps the E/A's output of the PWM converter and
disables the short circuit protection. During the power
up, the output starts at zero and voltage at Fb is below
0.4V. The feedback UVLO is disabled during this time
by injecting a current (64
m
A) into the Fb. This generates
a voltage about 1.6V (64
m
A
3
25K) across the negative
input of E/A and positive input of the feedback UVLO
comparator (see Fig3).
Figure 3 - Soft-start circuit for IRU3138.
The magnitude of this current is inversely proportional to
the voltage at soft-start pin.
The 20
m
A current source starts to charge up the exter-
nal capacitor. In the mean time, the soft-start voltage
ramps up, the current flowing into Fb pin starts to de-
crease linearly and so does the voltage at the positive
pin of feedback UVLO comparator and the voltage nega-
tive input of E/A.
When the soft-start capacitor is around 1V, the current
flowing into the Fb pin is approximately 32
m
A. The volt-
age at the positive input of the E/A is approximately:
The E/A will start to operate and the output voltage starts
to increase. As the soft-start capacitor voltage contin-
ues to go up, the current flowing into the Fb pin will keep
decreasing. Because the voltage at pin of E/A is regu-
lated to reference voltage 0.8V, the voltage at the Fb is:
The feedback voltage increases linearly as the injecting
current goes down. The injecting current drops to zero
when soft-start voltage is around 2V and the output volt-
age goes into steady state.
As shown in Figure 4, the positive pin of feedback UVLO
comparator is always higher than 0.4V, therefore, feed-
back UVLO is not functional during soft-start.
Figure 4 - Theoretical operational waveforms
during soft-start.
32
m
A
3
25K = 0.8V
V
FB
= 0.8-25K
3
(Injected Current)
20uA
64uA
Max
POR
Error Amp
64uA
3
25K=1.6V
When SS=0
POR
0.4V
Feeback
UVLO Comp
SS/SD
Fb
Comp
25K
0.8V
25K
HDrv
LDrv
3V
Soft-Start
Voltage
Voltage at negative input
of Error Amp and Feedback
UVLO comparator
Voltage at Fb pin
Current flowing
into Fb pin
64uA
0uA
0V
0.8V
1.6V
0.8V
0V
3V
2V
1V
Output of UVLO
POR