ChipFind - документация

Электронный компонент: HE84760

Скачать:  PDF   ZIP
Suites 2202-7, Tower 6, The Gateway,
9 Canton Road, Tsimshatsui,
Kowloon, Hong Kong
Tel: (852) 2123 3289 Fax: (852) 2123 3393
E-mail: sales@jesstech.com
Home Page: www.jesstech.com
HE84760
HE80000 SERIES
3 Aug 2001
1 of 14
Preliminary V 1.6
A.HE84760 Introduction
Preliminary V1.6
HE84760 is a member of Jess Tech HE80000 series 8-bit CMOS micro-controller. This IC as
32COM[3072-dot of LCD driver + 16 Bit I/O Port] ...[2304-dot of LCD driver + 40 Bit I/O port]
LCD driver or 48COM[3840-dot of LCD driver + 16 Bit I/O Port] ...[2688-dot of LCD driver +
40 Bit I/O Port] or 64 COM[4096-dot of LCD driver + 16 Bit I/O Ports]...[2560-dot of LCD
driver + 40 bit I/O Port]. It has built in voltage regulator which makes the LCD maintain a stable
display. It built-in one internal Op-Amp, allow it to used in different sensors like light, speech,
temperature, and humidity sensor. It has one 7-bit D/A converter and PWM output to provide a
complete speech output interface. Using the built-in 512K ROM and 4KB RAM allow massive
storage of program library, speech, graphic and data.
The HE84760 provides a very simple and effective instruction set, each instruction byte occupies
only 1.5 clocks cycle time, therefore, and it is suitable to apply in the high performance systems.
B.HE84760 Features
!
Operating Voltage:
2.4V 3.6V
!
Operation frequency Range: DC ~ 8MHz @ 3.6V
DC ~ 4MHz @ 2.4V
!
ROM size:
512K Bytes (256K Program ROM + 256K data ROM)
!
RAM size:
4K Bytes; Dedicated RAM VDD
!
Dual Clock:
Normal(Fast) clock:
32.768K ~ 8MHz (No Internal Clock)
Slow
clock:
32.768KHz
!
Operating Mode:
DUAL FASTSLOWIDLESLEEP
!
Internal Power on Reset circuit
!
Built-in WATCH DOG TIMER
!
16 - 40 bi-directional I/O pins, PUSH-PULL or OPEN DRAIN output selected by mask option
!
Special designed hardware auto scanning keyboard (4*20), it can both lower the cost of
hardware (share with LCD SEG PIN)and lower the burden of software.
!
Built-in an internal Op-Amp
!
Either of the following combination can be selected: 32COM*96SEG LCD DRIVER or
48COM*80SEG LCD DRIVER or 64COM*64SEG LCD DRIVER. All of these are selected B
type. Built-in regulator, please refer to Application Circuit. The maximum voltage LVP of
LCD must less than 8.5 Volt.
!
Built-in one 7-bit D/A Converter
!
Built-in one PWM output ( No Rate Selection, connect with VDD & PWMP). Have dedicated
GND pin for PWM clock
!
Provides three internal and two external interrupt
!
Provides two 16-bit timer, one time-base timer.
!
Instruction Set: 32 Instructions, 4 types of Addressing Mode, 2 individual Pointer for ROM
(19-bit) and RAM (12-bit) table access.
Suites 2202-7, Tower 6, The Gateway,
9 Canton Road, Tsimshatsui,
Kowloon, Hong Kong
Tel: (852) 2123 3289 Fax: (852) 2123 3393
E-mail: sales@jesstech.com
Home Page: www.jesstech.com
HE84760
HE80000 SERIES
3 Aug 2001
2 of 14
Preliminary V 1.6
C. HE84760 Application
Item
I.F.C
E.S.C
I.P.R
PROM DROM
TP
TP+1
RAM
PP
DP
I/O
DTMF
WDT
Timer
HE84760
256KB 256KB 19-bit
4KB
4-bit 8-bit
16-40
--
T1, T2, TB
Item
VO
DAO
OP
PWM
LCD
COM*SEG
Bias
Rgr
ChrgPmp
LV2
LR
LVG REC
S.R.
HE84760
--
3072-4096 32*96,48*80,
64*64
1/7, 1/8,
1/9
3,4,5
--
--
--
--
--
D. Pin Assignment
Pin
Pin Name
I/
O
Function
Description
78
77
FXI,
FXO
B,
O
External Fast Clock pin. To
connect the Crystal or R,C
oscillation to generate
32.768KHz ~ 8MHz
system clock.
81
80
SXI,
SXO
I,
O
External Slow Clock pin .
To connect the 32.768KHz
oscillator to generate the
stable frequency for Slow
Mode, provide LCD for
HE84760 and Timer 1
clock source.
Mask Option settings :
MO_FCK/SCKN=00Slow Clock only
01Illegal
10Dual Clock
11Fast Clock only
MO_FOSCE=0Internal fast oscillation
1External fast oscillation
MO_FXTAL=0R,C oscillation for Fast Clock
1Crystal oscillation for Fast Clock
MO_SXTAL=0R,C oscillation for 32.768K Clock
1X'tal oscillation for 32.768K Clock
Program the value of OP1and OP2 to change the
operating modes (Normal, Slow, Idle and Sleep).
In Dual Clock modethe system runs in Fast Clock,
only LCD & Timer 1 use the 32.768K clock source.
76
RSTP_N
I
System reset signal
Pull this pin to low level to reset the system. Besides,
Select the Mask Option (MO_PORE=1) to enable the
HE84760 internal Power-on Reset function.
In addition, the MO_WDTE is used for Watch Dog
Timer setting
MO_WDTE =0Disable Watch Dog Timer
=1Enable Watch Dog Timer
79
TSTP_P
I
Test Pin.
Pull the pin to high level to
enter into testing mode.
Connect TSTP_P TO to a TEST POINT, and to make
it floating. It can let KB to test on PCB
97..
100
PRTC[7:4]/
SCNI [3:0]
B Port C bi-directional I/O
pin (4 pins) or key scan
input pin. Key and I/O
cannot exist at the same
time. When Key Scan turn-
on, SCNO[19:0] will also
in active.
Mask Option MO_CPP[7:0] to preset the output type:
MO_CPP=1 : Push-pull output
= 0 : Open-drain output.
When assigned the port to input pin, first set output be
`1' and read the result to get the input value.
Use Mask Option MO_LCDKEY:
MO_LCDKEY at "1", for I/O
At "0", for key scan
87..9
4
PRTD[7:0]
B
Port D bi-directional I/O
pin, (8 pins). PRTD[7:2] is
also a Wake-up pin and
PRTD[7:6] is used for
interrupt input pin.
Mask Option MO_DPP[7:0] to preset the output type:
MO_DPP=1 : Push-pull output
0 : Open-drain output.
When assigned the port to input pin, send a `1' and
read the result to get the input value.
Suites 2202-7, Tower 6, The Gateway,
9 Canton Road, Tsimshatsui,
Kowloon, Hong Kong
Tel: (852) 2123 3289 Fax: (852) 2123 3393
E-mail: sales@jesstech.com
Home Page: www.jesstech.com
HE84760
HE80000 SERIES
3 Aug 2001
3 of 14
Preliminary V 1.6
83..8
6
PRT10[3:0]
B Port D both I/O pin, total 4
pins
Use Mask Option MO_10PP[3:0] design its output
status:
MO_10PP at"1", for Push pull output;
At"0" for Open-drain output.
When select input pin, it is necessary to make output
at"1", then correct input value can be read.
174..
175
1..6
PRT14[7:0]/
SEG [23:16]
B/
0
Port 14 bi-directional I/O
pin, (8 pin) or LCD
Segment [23:16]
Mask Option MO LIO14 [7:0] set these 8 pins to be
I/O or LCD Segment
MO_LIO14[7:0] =0; I/O Pin=1, LCD Pin
When pin assigned to be I/O pin, use Mask Option
MO_14PP[7:0] to preset the output
MO_14PP[7:0]=1 : Push-pull output
0 : Open-drain output.
7..14 PRT15[7:0]/
SEG [15:8]
B/
0
Port 15 bi-directional I/O
pin, (8 pin) or LCD
Segment [15:8]
Mask Option MO LIO15 [7:0] set these 8 pins to be
I/O or LCD Segment
MO_LIO15[7:0] =0; I/O Pin=1, LCD Pin
When pin assigned to be I/O pin, use Mask Option
MO_15PP[7:0] to preset the output
MO_15PP[7:0]=1 : Push-pull output
0 : Open-drain output.
15..
22
PRT17[7:0]/
SEG [7:0]
B/
0
Port 17 bi-directional I/O
pin, (8 pin) or LCD
Segment [7:0]
Mask Option MO LIO17 [7:0] set these 8 pins to be
I/O or LCD Segment
MO_LIO17[7:0] =0; I/O Pin=1, LCD Pin
When pin assigned to be I/O pin, use Mask Option
MO_17PP[7:0] to preset the output
MO_17PP[7:0]=1 : Push-pull output
0 : Open-drain output.
154..
173
SGKY[43:24]
/SCNO [19:0]
O LCD Segments / key scan
out; exist simultaneously
MO_LCDKEY
=0: LCD SGKY[43:24] as SEG/KEY SCAN
=1: LCD SGKY[43:24] as SEG pin only
23..
54
COM[31:0]
O LCD COMmon Output
133..
102
CMSG[63:32] O COM[63:32]/ SEG[64:95]
134..
153
SEG[63:44]
O LCD SEGment Output
Refer LCD and RAM map.
55
L VL1
P LCD Bias Voltage 1
56
L VL2
P LCD Bias Voltage 2
57
L VL3
P LCD Bias Voltage 3
58
L VL4
P LCD Bias Voltage 4
59
L VL5
P LCD Bias Voltage 5
LVP>LV5>LV4>LV3>LV2>LV1.
LVP-0.5>LV5 (be sure to keep 0.5 volt between LVP
and LV5 at lease.)
Adjust Resistor (R2) between LGS2 and LV5 to set
LV5 FOR LCD glass. The formula is LV5 =
(1+R2/80K)*0.9V
69
LGS1
I
Regulator Voltage Setting
Could adjust LVREG voltage
60
LGS2
I
LCD Drive Voltage Setting For LV5 voltage setting
61
LVP
P Charge
Pump
Output
LVP=(3,4,5)*LVREG which setting by external
Capacitor set
LVP must smaller than 8.5 Volt
62
LCAP4A
O Charge Pump Capacitor Pin
63
LCAP2B
O Charge Pump Capacitor Pin
Different Capacitor Configuration make
LVP=(3,4,5)* LVREG
The LCD driving circuit here makes regulation first,
then charge pump to LVP. It generates bias voltage
based on LVP.
Suites 2202-7, Tower 6, The Gateway,
9 Canton Road, Tsimshatsui,
Kowloon, Hong Kong
Tel: (852) 2123 3289 Fax: (852) 2123 3393
E-mail: sales@jesstech.com
Home Page: www.jesstech.com
HE84760
HE80000 SERIES
3 Aug 2001
4 of 14
Preliminary V 1.6
64
LCAP2A
O Charge Pump Capacitor Pin
65
LCAP1A
O Charge Pump Capacitor Pin
66
LCAP1B
O Charge Pump Capacitor Pin
67
LCAP3A
O Charge Pump Capacitor Pin
68
L VREG
O Voltage Regulator Output
(To Charge Pump Input)
Adjust to about 2.0 Volt by Resistor between LGS1
and LVREG
70
L VAG
O Reference Voltage Output Fixed 0.9 Volt DC
96
PWM
O
PWM O/P pin, can directly
drive Speaker or Buzzer for
voice output.
Preset the Bit2 of VOC register: PWM =1turn on
PWM.
72
VO
O D/A voice output
Preset the Bit-1 of VOC register: DA=1turn on VO.
73
OPIN
I
OPAMP Inverting I/P pin
74
OPIP
I
OPAMP Non-inverting I/P
pin.
75
OPO
O OPAMP O/P pin
Preset the Bit-0 of VOC register: OP=1turn on OP.
Individual built-in OP-Amp
82
VDD
P
Positive Power Input
71
GND
P
Power Ground Input
101
VDD_RAM
P
Dedicated Power for RAM
95
GND_PWM
P
Dedicated GND for PWM
2 Pair of Power Pin: This two set power pin is separated
inside. Adding two 0.1
F capacitor as by-pass capacitor
on each set is necessary
E. LCD RAM Details
There are three types of LCD Driver: 32COM, 48COM
and 64COM details of the RAM MAP are listed below:
32COM:
Page
7, 6
SEG
[7:0]
SEG
[15:8]
SEG
[23:16]
SEG
[31:24]
SEG
[39:32]
SEG
[47:40]
SEG
[55:48]
SEG
[63:56]
SEG
[71:64]
SEG
[79:72]
SEG
[87:80]
SEG
[95:88]
COM0
7E0H
7C0H
7A0H
780H
760H
740H
720H
700H
6E0H
6C0H
6A0H
680H
COM1
7E1H
7C1H
7A1H
781H
761H
741H
721H
701H
6E1H
6C1H
6A1H
681H
:
:
:
:
:
:
:
:
:
:
:
:
:
COM15
7EFH
7CFH 7AFH
78FH
76FH
74FH
72FH
70FH
6EFH
6CFH 6AFH
68FH
COM16
7F0H
7D0H
7B0H
790H
770H
750H
730H
710H
6F0H
6D0H
6B0H
690H
:
:
:
:
:
:
:
:
:
:
:
:
:
COM30
7FEH 7DEH 7BEH
79EH
77EH
75EH
73EH
71EH
6FEH 6DEH 6BEH
69EH
COM31
7FFH
7DFH 7BFH
79FH
77FH
75FH
73FH
71FH
6FFH
6DFH 6BFH
69FH
Suites 2202-7, Tower 6, The Gateway,
9 Canton Road, Tsimshatsui,
Kowloon, Hong Kong
Tel: (852) 2123 3289 Fax: (852) 2123 3393
E-mail: sales@jesstech.com
Home Page: www.jesstech.com
HE84760
HE80000 SERIES
3 Aug 2001
5 of 14
Preliminary V 1.6
48COM:
Page
7, 6
SEG
[7:0]
SEG
[15:8]
SEG
[23:16]
SEG
[31:24]
SEG
[39:32]
SEG
[47:40]
SEG
[55:48]
SEG
[63:56]
SEG
[71:64]
SEG
[79:72]
COM0
7C0H
780H
740H
700H
6C0H
680H
640H
600H
5C0H
580H
COM1
7C1H
781H
741H
701H
6C1H
681H
641H
601H
5C1H
581H
:
:
:
:
:
:
:
:
:
:
:
COM15
7CFH
78FH
74FH
70FH
6CFH
68FH
64FH
60FH
5CFH
58FH
COM16
7D0H
790H
750H
710H
6D0H
690H
650H
610H
5D0H
590H
:
:
:
:
:
:
:
:
:
:
:
COM31
7DFH
79FH
75FH
71FH
6DFH
69FH
65FH
61FH
5DFH
59FH
COM32
7E0H
7A0H
760H
720H
6E0H
6A0H
660H
620H
5E0H
5A0H
:
:
:
:
:
:
:
:
:
:
:
COM46
7EEH
7AEH
76EH
72EH
6EEH
6AEH
66EH
62EH
5EEH
5AEH
COM47
7EFH
7AFH
76FH
72FH
6EFH
6AFH
66FH
62FH
5EFH
5AFH
64 COM: