ChipFind - документация

Электронный компонент: E-1110

Скачать:  PDF   ZIP

Document Outline

E-1110
10/100/1000 Mbits/s
Ethernet MAC
R14024
TECHNICAL
MANUAL
Preliminary
A p r i l 2 0 0 1
ii
This document is preliminary. As such, it contains data derived from functional
simulations and performance estimates. LSI Logic has not verified either the
functional descriptions, or the electrical and mechanical specifications using
production parts.
This document contains proprietary information of LSI Logic Corporation. The
information contained herein is not to be used by or disclosed to third parties
without the express written permission of an officer of LSI Logic Corporation.
DB14-000175-00, First Edition April 2001
This document describes LSI Logic Corporation's E-1110 10/100/1000 Mbits/s
Ethernet MAC and will remain the official reference source for all
revisions/releases of this product until rescinded by an update.
To receive product literature, visit us at http://www.lsilogic.com.
LSI Logic Corporation reserves the right to make changes to any products herein
at any time without notice. LSI Logic does not assume any responsibility or
liability arising out of the application or use of any product described herein,
except as expressly agreed to in writing by LSI Logic; nor does the purchase or
use of a product from LSI Logic convey a license under any patent rights,
copyrights, trademark rights, or any other of the intellectual property rights of
LSI Logic or third parties.
Copyright 2000, 2001 by LSI Logic Corporation. All rights reserved.
TRADEMARK ACKNOWLEDGMENT
The LSI Logic logo design, G12 and G12 logo design, are trademarks or
registered trademarks of LSI Logic Corporation. All other brand and product
names may be trademarks of their respective companies.
MT
Preface
iii
Preface
This manual is the primary reference for the Ethernet-1110 (E-1110) core.
The E-1110 includes the Media Access Controller (MAC) core for Gigabit
Ethernet, the Flow Control module for 10/100 Mbits/s Ethernet operation,
and a common Host Interface module that allows both the Gigabit MAC
and Ethernet-110 (E-110) core to interface to a host. The E-1110
provides a complete 10/100/1000 Ethernet MAC solution. The manual
also contains a functional description for the E-1110 core and complete
electrical and physical specifications. Details for E-110 core operation and
signals are found in the Ethernet-110 Core Technical Manual.
Audience
This manual assumes that you have complete familiarity with Ethernet
protocols and related support devices. It also assumes that you are
familiar with the IEEE 802.3 standard and all applicable clauses
describing Gigabit operation. The people who benefit from this manual
are:
Engineers and managers who are evaluating the E-1110 core for
possible use in ASIC applications
Engineers who are designing the E-1110 core into an ASIC.
Organization
This document has the following chapters:
Chapter 1, Introduction
Chapter 2, Functional Description
Chapter 3, Signals
Chapter 4, Functional Timing
Chapter 5, Specifications
iv
Preface
Related Publications
IEEE 802.3z MAC Parameters, Physical Layer, Repeater and
Management Parameters for 1000 Mbits/s Operation
.
IEEE 802.3 and 802.3u (for 10/100 Mbits/s operation.)
Ethernet-110 Core Technical Manual, Order Number R14004.B
Conventions Used in This Manual
The first time a word or phrase is defined in this manual, it is italicized.
The word assert means to drive a signal true or active. The word
deassert means to drive a signal false or inactive. Signals that are active-
LOW end in an "n."
Hexadecimal numbers are indicated by the prefix "0x" --for example,
0x32CF. Binary numbers are indicated by the prefix "0b" --for example,
0b0011.0010.1100.1111.
Contents
v
Contents
Chapter 1
Introduction
1.1
General Description
1-1
1.2
Applications
1-2
1.3
Features
1-2
Chapter 2
Functional Description
2.1
E-1110 Core Functional Description
2-1
2.1.1
Host Interface Module
2-3
2.1.2
Gigabit MAC Transmit Control Block
2-4
2.1.3
Gigabit MAC Receive Control Block
2-10
2.1.4
Gigabit MAC Flow Control Module
2-15
2.1.5
Physical Interface Multiplexer
2-18
2.1.6
Frame Structure
2-21
2.2
Physical Layer Device (PHY) Interface
2-24
2.3
Clock Operation
2-25
2.3.1
Clocks for 10/100 Mbits/s Mode
2-25
2.3.2
Clocks for 1000 Mbits/s GMII Mode
2-26
2.3.3
Clocks for 1000 Mbits/s TBI Mode
2-26
Chapter 3
Signals
3.1
Receive Function Signals
3-3
3.2
Transmit Function Signals
3-6
3.3
VLAN Signals
3-14
3.4
Status and Configuration Signals
3-15
3.5
Clock and Reset Signals
3-19
3.6
Scan Signals
3-20
3.7
Gigabit PCS Interface Signals
3-20
3.8
PHY Interface Signals
3-22
3.9
E-110 Core Interface Signals
3-25