1
P/N:PM0344
REV. 1.4, JUL. 16, 2001
4M-BIT MASK ROM (8/16 BIT OUTPUT)
FEATURES
Bit organization
- 512K x 8 (byte mode)
- 256K x 16 (word mode)
Fast access time
- Random access: 100ns
Current
- Operating: 30mA
- Standby: 20uA
Supply voltage
- 3.3V
10%
Package
- 40 pin SOP (500 mil)
- 40 pin PDIP (600 mil)
ORDER INFORMATION
Part No.
Access Time
Package
MX23L4100MC-10
100ns
40 pin SOP
MX23L4100MC-12
120ns
40 pin SOP
MX23L4100MC-15
150ns
40 pin SOP
MX23L4100PC-10
100ns
40 pin PDIP
MX23L4100PC-12
120ns
40 pin PDIP
MX23L4100PC-15
150ns
40 pin PDIP
PIN CONFIGURATION
40 SOP
PIN DESCRIPTION
Symbol
Pin Function
A0~A17
Address Inputs
D0~D14
Data Outputs
CE
Chip Enable Input
OE
Output Enable Input
Byte
Word/ Byte Mode Selection
VCC
Power Supply Pin
VSS
Ground Pin
NC
No Connection
MODE SELECTION
CE OE Byte D15/A-1 D0~D7 D8~D15 Mode
Power
H
X
X
X
High Z
High Z
-
Stand-by
L
H
X
X
High Z
High Z
-
Active
L
L
H
Output
D0~D7 D8~D15 Word
Active
L
L
L
Input
D0~D7
High Z
Byte
Active
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE
VSS
OE
D0
D8
D1
D9
D2
D10
D3
D11
A8
A9
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A-1
D7
D14
D6
D13
D5
D12
D4
VCC
MX23L4100
MX23L4100
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
A17
A7
A6
A5
A4
A3
A2
A1
A0
CE
VSS
OE
D0
D8
D1
D9
D2
D10
D3
D11
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
A8
A9
A10
A11
A12
A13
A14
A15
A16
BYTE
VSS
D15/A-1
D7
D14
D6
D13
D5
D12
D4
VCC
40 PDIP
MX23L4100
2
P/N:PM0344
REV. 1.4, JUL. 16, 2001
MX23L4100
BLOCK DIAGRAM
Address
Buffer
Memory
Array
Sense
Amplifier
Word/
Byte
Output
Buffer
D0
D15/(D7)
A0/(A-1)
A17
CE
BYTE
OE
ABSOLUTE MAXIMUM RATINGS
Item
Symbol
Ratings
Voltage on any Pin Relative to VSS
VIN
-0.8V to VCC+2.0V (Note)
Ambient Operating Temperature
Topr
0
C to 70
C
Storage Temperature
Tstg
-65
C to 125
C
Note: Minimum DC voltage on input or I/O pins is -0.5V.
During voltage transitions, inputs may undershoot VSS
to -0.8V for periods of up to 20ns. Maximum DC voltage
on input or I/O pins is VCC+0.5V. During voltage transi-
tions, input may overshoot VCC to VCC+2.0V for peri-
ods of up to 20ns.
DC CHARACTERISTICS (Ta = 0
C ~ 70
C, VCC = 3.3V
10%)
Item
Symbol
MIN.
MAX.
Conditions
Output High Voltage
VOH
2.4V
-
IOH = -0.4mA
Output Low Voltage
VOL
-
0.4V
IOL = 1.6mA
Input High Voltage
VIH
2.2V
VCC+0.3V
Input Low Voltage
VIL
-0.3V
0.8V
Input Leakage Current
ILI
-
5uA
0V, VCC
Output Leakage Current
ILO
-
5uA
0V, VCC
Operating Current (CE toggle)
ICC1
-
30mA
tRC=100ns, all output open
Standby Current (TTL)
ISTB1
-
1mA
CE = VIH
Standby Current (CMOS)
ISTB2
-
20uA
CE > VCC - 0.2V
Input Capacitance
CIN
-
10pF
Ta = 25
C, f = 1MHZ
Output Capacitance
COUT
-
10pF
Ta = 25
C, f = 1MHZ
3
P/N:PM0344
REV. 1.4, JUL. 16, 2001
MX23L4100
AC Test Conditions
Input Pulse Levels
0.4V~2.4V
Input Rise and Fall Times
10ns
Input Timing Level
1.4V
Output Timing Level
1.4V
Output Load
See Figure
AC CHARACTERISTICS (Ta = 0
C ~ 70
C, VCC = 3.3V
10%)
Item
Symbol
23L4100-10
23L4100-12
23L4100-15
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Read Cycle Time
tRC
100ns
-
120ns
-
150ns
-
Address Access Time
tAA
-
100ns
-
120ns
-
150ns
Chip Enable Access Time
tACE
-
100ns
-
120ns
-
150ns
Output Enable Time
tOE
-
50ns
-
60ns
-
70ns
Output Hold After Address
tOH
-
0ns
-
0ns
-
0ns
Output High Z Delay
tHZ
-
20ns
-
20ns
-
20ns
Note:Output high-impedance delay (tHZ) is measured
from OE or CE going high, and this parameter guaran-
teed by design over the full voltage and temperature op-
erating range - not tested.
Note:No output loading is present in tester load board.
Active loading is used and under software programming control.
Output loading capacitance includes load board's and all stray capacitance.
DOUT
C<100pF
IOL (load)=1.6mA
IOH (load)=-0.4mA
TIMING DIAGRAM
ACCESS TIMING
tACE
tAA
tOH
tHZ
ADD
ADD
ADD
ADD
CE
OE
DATA
VALID
VALID
VALID
tRC
tOE
4
P/N:PM0344
REV. 1.4, JUL. 16, 2001
MX23L4100
PACKAGE INFORMATION
40-PIN PLASTIC DIP (600 mil)
5
P/N:PM0344
REV. 1.4, JUL. 16, 2001
MX23L4100
40-PIN PLASTIC SOP
6
P/N:PM0344
REV. 1.4, JUL. 16, 2001
MX23L4100
REVISION HISTORY
REVISION
DESCRIPTION
PAGE
DATE
1.3
AC CHARACTERISTICS tOH 10ns-->0ns
P3
FEB/01/1999
1.4
Modify Package Information
P4~5
JUL/16/2001
7
MX23L4100
M
ACRONIX
I
NTERNATIONAL
C
O.,
L
TD.
HEADQUARTERS:
TEL:+886-3-578-6688
FAX:+886-3-563-2888
EUROPE OFFICE:
TEL:+32-2-456-8020
FAX:+32-2-456-8021
JAPAN OFFICE:
TEL:+81-44-246-9100
FAX:+81-44-246-9105
SINGAPORE OFFICE:
TEL:+65-348-8385
FAX:+65-348-8096
TAIPEI OFFICE:
TEL:+886-2-2509-3300
FAX:+886-2-2509-2200
M
ACRONIX
A
MERICA,
I
NC.
TEL:+1-408-453-8088
FAX:+1-408-453-8488
CHICAGO OFFICE:
TEL:+1-847-963-1900
FAX:+1-847-963-1909
http : //www.macronix.com
MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice.
PDF 
ZIP