ChipFind - документация

Электронный компонент: MIC2564A-0BSM

Скачать:  PDF   ZIP
MIC2564A
Micrel
September 1999
1
MIC2564A
Features
Standard 3-wire serial control data input
Controls two card slots from one surface mount device
High-efficiency, low-resistance switches
12V supply optional (not required by MIC2564A)
Current limit and overtemperature shutdown
Ultralow 1
A-typical standby power consumption
Cross-conduction lockout (no switching transients)
Break-before-make switching
1A minimum V
CC
output per slot
Independent V
CC
and V
PP
voltage output (MIC2564A-1)
120mA minimum V
PP
output current per slot
24-pin surface-mount SSOP and TSSOP packages
Applications
PC Card and CardBus power control
Zoom Video port power control
Wireless communications
Bar code data collection systems
Docking stations (portable and desktop)
Power supply management
Ordering Information
Part Number
Temperature Range
Package
MIC2564A-0BSM
40
C to +85
C
24-pin SSOP
MIC2564A-1BSM
40
C to +85
C
24-pin SSOP
MIC2564A-0BTS
40
C to +85
C
24-pin TSSOP
MIC2564A-1BTS
40
C to +85
C
24-pin TSSOP
General Description
The MIC2564A is dual-slot PC Card (PCMCIA) and CardBus
power controller. It is a sophisticated power switching matrix
that controls V
CC
and V
PP
voltages to two PC Card slots. The
MIC2564A is used in conjunction with a serial-data output
logic controller using the standard three-wire serial control
data format.
When connected to 3.3V, 5V, and 12V system power sup-
plies, the MIC2564A can switch its V
CC
outputs between 0V,
3.3V, 5.0V, and high-impedance states and V
PP
outputs
between 0V, 3.3V, 5V, 12V, and high-impedance states. The
V
CC
outputs will supply a minimum of 1A current to the socket
and the V
PP
outputs will supply a minimum of 120mA to the
socket. Voltage rise and fall times are well controlled. The
MIC2564A also features an efficient standby (sleep) mode at
0.3
A typical quiescent current.
12V and 5V supplies are not required for MIC2564A opera-
tion making it possible to omit one or both supplies when they
are not needed by the system. An internal charge pump
supplies the internal bias voltages required for high-perfor-
mance switching.
The MIC2564A is protected by overtemperature shutdown,
and protects itself and the system with current limiting and
cross-conduction lockout.
The MIC2564A is available in 24-pin SSOP and 24-pin
TSSOP.
Typical Application
MIC2564A
Power
Controller
GND
V
PP
IN
(
OPTIONAL
)
V
CC3
IN
V
CC5
IN
(
OPTIONAL
)
(
OPTIONAL
)
12V
3.3V
(
OPTIONAL
)
5V
System Power Supply
RST#
Serial
Control
Bus
System Reset
Dual-Slot
Logic Controller
PCMCIA,
CardBus,
or Zoom Video
A V
PP
OUT
A V
CC
OUT
B V
PP
OUT
B V
CC
OUT
PCMCIA
Card
A
V
PP
1
V
PP
2
V
CC
PCMCIA
Card
B
V
PP
1
V
PP
2
V
CC
Motherboard
Slot A
Slot B
Address and data lines
between logic controller and
PCMCIA cards not shown.
PCMCIA Card Power Management Application
MIC2564A
Dual Serial PCMCIA/CardBus Power Controller
Preliminary Information
Micrel, Inc. 1849 Fortune Drive San Jose, CA 95131 USA tel + 1 (408) 944-0800 fax + 1 (408) 944-0970 http://www.micrel.com
MIC2564A
Micrel
MIC2564A
2
September 1999
Pin Configuration
2
A V
CC
OUT
3
V
CC5
IN
4
A FLAG
5
SDA
6
SCL
7
RST#
1
V
CC5
IN
8
SLA
9
B FLAG
A V
CC
OUT
24
V
CC3
IN
23
A V
CC
OUT
22
GND
21
A V
PP
OUT
20
V
PP
IN
19
10
V
CC5
IN
18
17
16
15
B V
CC
OUT
GND
B V
PP
OUT
V
PP
IN
11
14
12
13
B V
CC
OUT
V
CC5
IN
V
CC3
IN
B V
CC
OUT
24-lead SSOP (SM)
24-lead TSSOP (TS)
Pin Description
Pin Number
Pin Name
Pin Function
1,3,10,12
V
CC5
IN
5V Supply Input: Optional system power supply connection. Required only
for 5V V
CC
and V
PP
output voltage.
2,22,24
A V
CC
OUT
Slot A V
CC
Output: Pins 2, 22, and 24 must be externally connected
together.
4
A FLAG
Channel A V
CC
and V
PP
Output Monitor (Output): Low on error condition.
5
SDA
Serial Data (Input)
6
SCL
Serial Clock (Input)
7
RST#
System Reset (Input): Active low signal deactivates the MIC2564A, clearing
the serial registers and forcing the four power outputs to 0V (GND).
8
SLA
Serial Data Latch (Input)
9
B FLAG
Channel B V
CC
and V
PP
Output Monitor (Output): Low on error condition.
11,13,15
B V
CC
OUT
Slot B V
CC
Output: Pins 11, 13, and 15 must be externally connected
together.
14,23
V
CC3
IN
3.3V Supply Input: Required system power supply connection. Powers 3.3V
V
CC
and V
PP
outputs and all internal circuitry.
16,21
GND
Ground
17
B V
PP
OUT
Slot B V
PP
Output
18,19
V
PP
IN
12V Supply Input: Optional system power supply connection. Required only
for 12V V
PP
output voltage.
20
A V
PP
OUT
Slot A V
PP
Output
MIC2564A
Micrel
September 1999
3
MIC2564A
Electrical Characteristics
V
CC3
IN
= 3.3V, V
CC5
IN = 5.0V, V
PP
IN = 12V; T
A
= 25
C, bold indicates 40
C
T
A
+85
C; unless noted.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V
PP
Output
I
PP
OUT
High Impedance Output
shutdown mode
1
10
A
Hi-Z
Leakage Current
V
PP
OUT = 0V
I
PPSC
Short Circuit Current Limit
V
PP
OUT = 0V, normal mode, Note 4
120
260
400
mA
R
O
Switch Resistance
V
PP
OUT = 5V selected,
1.6
5
I
PP
OUT = 100mA (sourcing)
V
PP
OUT
= 3.3V selected,
1.3
5
I
PP
OUT = 100mA (sourcing)
V
PP
OUT = 12V selected, V
PP
IN = 12V,
1.3
2.3
I
PP
OUT = 100 mA (sourcing)
V
PP
OUT = 0V [ground] selected,
2000
5000
I
PP
OUT = 50
A (sinking)
V
PP
Switching Time (See Figure 2)
t
1
Output Turn-On Delay, Note 5
V
PP
OUT = Hi-Z to 10% of 3.3V, R
L
= 100
1
100
s
t
2
V
PP
OUT = Hi-Z to 10% of 5V, R
L
= 100
1
100
s
t
3
V
PP
OUT = Hi-Z to 10% of 12, RL = 100
50
250
s
t
4
Output Rise Time
V
PP
OUT = 10% to 90% of 3.3, R
L
= 100
10
100
500
s
t
5
V
PP
OUT = 10% to 90% of 5, R
L
= 100
10
250
1000
s
t
6
V
PP
OUT = 10% to 90% of 12, R
L
= 100
10
100
500
s
t
7
Output Transition Time, Note 5
V
PP
OUT = 3.3V to 90% of 12V, R
L
= 100
10
100
500
s
t
8
V
PP
OUT = 5V to 90% of 12, R
L
= 100
10
100
500
s
t
9
V
PP
OUT = 12V to 90% of 3.3, R
L
= 100
10
100
500
s
t
10
V
PP
OUT = 12V to 90% of 5, R
L
= 100
10
250
1000
s
t
11
Output Turnoff Fall Time
V
PP
OUT = 90% to 10% of 3.3, R
L
= 100
1
500
s
t
12
V
PP
OUT = 90% to 10% of 5, R
L
= 100
1
500
s
t
13
V
PP
OUT = 90% to 10% of 12, R
L
= 100
1
500
s
Absolute Maximum Ratings
(Note 1)
V
PP
IN ...................................................................... +13.6V
V
CC3
IN ....................................................................... +6.0V
V
CC5
IN ....................................................................... +6.0V
V
SCL
, V
SDA
, V
SLA
, V
RST# ....................................
0.3V to +6.0V
V
A
FLAG
, V
B
FLAG
....................................................... +6.0V
A or B V
PP
OUT ....................... >120mA, Internally Limited
A or B V
CC
OUT .............................. >1A, Internally Limited
Power Dissipation at T
A
25
C (P
D
) ....... Internally Limited
Storage Temperature ............................... 65
C to +150
C
Lead Temperature (5 sec.) ...................................... +260
C
ESD Rating, Note 3
Operating Ratings
(Note 2)
V
PP
IN ............................................................ 0V to +13.2V
V
CC3
IN ........................................................ +3.0V to +5.5V
V
CC5
IN ............................................................. 0V to +5.5V
V
SCL
, V
SDA
, V
SLA
, V
RST#
................................. 0V to +5.5V
A or B V
PP
OUT ................................................ 0 to 120mA
A or B V
CC
OUT ....................................................... 0 to 1A
Clock Frequency ................................................. 0 to 2MHz
Ambient Temperature (T
A
) ......................... 40
C to +85
C
Junction Temperature (T
J
) ...................................... +125
C
Package Thermal Resistance (
JA
)
SSOP .............................................................. 90C/W
TSSOP ............................................................ 83C/W
MIC2564A
Micrel
MIC2564A
4
September 1999
Symbol
Parameter
Conditions
Min
Typ
Max
Units
t
14
Output Turnoff Delay Time,
V
PP
OUT = 3.3V to Hi-Z, R
L
= 100
1
50
s
t
15
Notes 5, 7
V
PP
OUT = 5V to Hi-Z, R
L
= 100
1
50
s
t
16
V
PP
OUT = 12V to Hi-Z, R
L
= 100
1
50
s
V
CC
Output
I
CC OUT
Hi-Z
High Impedance Output
shutdown mode, V
CC
OUT = 0V
1
20
A
Leakage Current
I
CCSC
Short Circuit Current Limit
V
CC
OUT = 0, normal mode,
1.0
2.0
3.0
A
V
CC3
or V
CC5
switches, Note 4
R
O
Switch Resistance
V
CC
OUT = 3.3V selected,
120
150
m
I
CC
OUT = 1A (sourcing)
V
CC
OUT = 5V selected,
85
120
m
I
CC
OUT = 1A (sourcing)
V
CC
OUT = 0V [ground] selected,
2000
3900
I
CC
OUT = 0.1mA (sinking)
V
CC
Switching Time (See Figure 3)
t
17
Output Turn-On Delay Time,
V
CC
OUT = 0V to 10% of 3.3, R
L
= 10
250
500
s
t
18
Note 5
V
CC
OUT = 0V to 10% of 5.0, R
L
= 10
500
1000
s
t
19
Output Rise Time
V
CC
OUT = 10% to 90% of 3.3V, R
L
= 10
750
1200
5000
s
t
20
V
CC
OUT = 10% to 90% of 5, R
L
= 10
1000
2200
5000
s
t
21
Output Fall Time
V
CC
OUT = 90% to 10% of 3.3, R
L
= 10
100
550
1000
s
t
22
V
CC
OUT = 90% to 10% of 5.0, R
L
= 10
100
400
2000
s
t
23
Output Turnoff Delay, Notes 5, 6
V
CC
OUT = 3.3V to 90% of 3.3V , R
L
= 10
400
2000
s
t
24
V
CC
OUT = 5V to 90% of 5V, R
L
= 10
400
2000
s
Power Supply
I
CC3
V
CC3
IN Supply Current (3.3V)
V
CC
OUT = 5V or 3.3V, I
CC
OUT = 0
120
200
A
Note 7
V
CC
OUT = Hi-Z (sleep mode)
5
10
A
I
CC5
V
CC5
IN Supply Current (5V)
V
CC
OUT = 5V or 3.3V, I
CC
OUT = 0
25
50
A
Note 8
V
CC
OUT = Hi-Z (sleep mode)
0.2
10
A
I
PP
IN
V
PP
IN Supply Current (12V)
V
PP
OUT = 0V, 3.3V, 5V, or Hi-Z; I
PP
OUT = 0
1
10
A
Note 8
V
PP
OUT = V
PP
IN
4
50
A
V
CC3
Operating Input Voltage (3.3V)
Note 7
3.0
3.3
5.5
V
V
CC5
Operating Input Voltage (5V)
Note 8
--
5.0
5.5
V
V
PP
Operating Input Voltage (12V)
Note 8, 9
--
12
13.2
V
Thermal Shutdown
T
SD
Thermal Shutdown Temperature
145
C
Serial Interface DC Specifications
V
IH
Input Voltage: SDA, SCL, SLA pins
0.7V
CC3
IN
5.5
V
V
IL
Input Voltage: SDA, SCL, SLA pins
0.3
0.3V
CC3
IN
V
I
IN
Input Current
0V < V
IN
< 5.5V
1
0.2
1
A
Flag
I
FLG
Flag Leakage Current
V
FLG
= 5V
1
A
MIC2564A
Micrel
September 1999
5
MIC2564A
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Serial Interface Timing Requirements (See Figure 1), Note 10
t
HD:DAT
SDA Hold Time
75
ns
t
SU:DAT
SDA Setup Time
data before clock
75
ns
t
SU:SLA
Latch Setup Time
50
ns
t
SU:RST#
Reset to Data Setup Time
RST# before data
50
ns
t
W
Minimum Pulse Width
clock (t
W:CLK
)
50
ns
latch (t
W:SLA
)
100
ns
reset (t
W:RST
)
50
ns
data (t
W:DA
)
50
ns
Note 1.
Exceeding the absolute maximum rating may damage the device.
Note 2.
The device is not guaranteed to function outside its operating rating.
Note 3.
Devices are ESD sensitive. Handling precautions recommended.
Note 4.
Output enabled into short circuit.
Note 5.
Measurement is from the 50% point of the SLA rising edge.
Note 6.
Measurement is from the Hi-Z- or 0V-state command to the beginning of the slope. Measurement does not apply when device is in current
limit or thermal shutdown.
Note 7.
V
CC3
IN powers all internal logic, bias, and drive circuitry, and is required for operation.
Note 8.
V
PP
and V
CC5
IN are not required for operation.
Note 9.
V
PP
IN must be either high impedance or greater than or approximately equal to the highest voltage V
CC
in the system. For example, if both
3.3V and 5V are connected to the MIC2564A, V
PP
IN must be either 5V, 12V, or high impedance.
Note 10. Guaranteed by design not production tested.
Serial Control Timing Diagram
SDA
SLA
SCL
D8
D7
D6
D5
D4
D3
D2
D1
D0
t
SU:DAT
t
SU:SLA
t
HD:DAT
t
SU:RST#
RST#
t
W:DAT
t
W:CLK
t
W:SLA
Figure 1. Serial Control Timing Diagram
The MIC2564A uses a three-wire serial interface to control V
CC
and V
PP
outputs for both sections A and B. The three control
lines have thresholds compatible with both 3.3V and 5V logic families. Data (SDA) is clocked in on the rising clock edge. The
clock signal may be continuous or it may halt after all data is clocked in.
MIC2564A
Micrel
MIC2564A
6
September 1999
Output Timing Diagrams
A
B
C
D
V
PP
Enable
V
PP
OUT
FLAG
V
PP
to 3.3V
V
PP
to 12V
12V
5V
3.3V
0
0
V
PP
to 5V
V
PP
OFF
V
PP
to 12V
V
PP
OFF
E
F
G
J
H
t
6
t
9
t
13
V
PP
OFF
t
3
V
PP
to 5V
V
PP
to 3.3V
V
PP
to 12V
t
4
t
7
t
14
t
11
t
2
t
5
t
8
t
10
t
15
t
12
K
t
16
t
1
Figure 2. V
PP
Timing Diagram
V
PP
Enable is shown generically. R
L
= 100
. C
L
= negligible. Refer to the serial control timing diagrams for details.
At time A) V
PP
= 3.3V is selected, B) V
PP
is set to 12V, C) V
PP
= 3.3V (from 12V), D) V
PP
is disabled, E) V
PP
is programmed
to 5V, F) V
PP
is set to 12V, G) V
PP
is programmed to 5V, H) V
PP
is disabled, J) V
PP
is set to 12V, K) V
PP
is again disabled.
A
B
C
D
t
17
t
19
t
23
t
21
t
18
t
20
t
24
t
22
V
CC
Enable
V
CC
OUT
FLAG
V
CC
to 3.3V
V
CC
to 5V
V
CC
OFF
V
CC
OFF
0
5V
3.3V
0
0
Figure 3. V
CC
Timing Diagram
V
CC
Enable is shown generically. R
L
= 10
. Refer to the serial control timing diagrams for specific control logic input.
At time A) V
CC
is programmed to 3.3V, B) V
CC
is disabled, C) V
CC
is programmed to 5V, D) V
CC
is disabled.
MIC2564A
Micrel
September 1999
7
MIC2564A
MIC2564A-0 Logic T
able
D8
D7
D6
D5
D4
D3
D2
D1
D0
SHDN
B V
CC
5B
V
CC
3B
V
PP_VCC
B V
PP_PGM
A V
CC
5A
V
CC
3A
V
PP_VCC
A V
PP_PGM
B V
PP
OUT
B V
CC
OUT
A V
PP
OUT
A V
CC
OUT
0
XXXXXXXX
Hi-Z
Hi-Z
Hi-Z
Hi-Z
1
0000
0
V
*
0
V
*
1
0001
1
2
V
0V*
1
0010
0
V
*
0
V
*
1
0011
Hi-Z
0V*
1
0100
0
V
*
3.3V
1
0101
1
2
V
3.3V
1
0110
3
.
3
V
3
.
3
V
1
0111
Hi-Z
3.3V
1
1000
0
V
*
5
V
1
1001
1
2
V
5
V
1
1010
5
V
5
V
1
1011
Hi-Z
5V
1
1100
0
V
*
0
V
*
1
1101
1
2
V
0V
1
1110
0
V
*
0
V
*
1
1111
Hi-Z
0V*
10000
0
V
*
0
V
*
10001
1
2
V
0V*
10010
0
V
*
0
V
*
10011
Hi-Z
0V*
10100
0
V
*
5
V
10101
1
2
V
5
V
10110
5
V
5
V
10111
Hi-Z
5V
11000
0
V
*
3.3V
11001
1
2
V
3.3V
11010
3.3V
3.3V
11011
Hi-Z
3.3V
11100
0
V
*
0
V
*
11101
1
2
V
0V*
11110
0
V
*
0
V
*
11111
Hi-Z
0V*
X = don't care,
* clamped to ground,
illegal state per
The PC Card Specification
.
MIC2564A
Micrel
MIC2564A
8
September 1999
MIC2564A-1 Logic T
able
D8
D7
D6
D5
D4
D3
D2
D1
D0
SHDN
B V
CC
5B
V
CC
3B
V
PP_VCC
B V
PP_PGM
A V
CC
5A
V
CC
3A
V
PP_VCC
A V
PP_PGM
B V
PP
OUT
B V
CC
OUT
A V
PP
OUT
A V
CC
OUT
0
XXXXXXXX
Hi-Z
Hi-Z
Hi-Z
Hi-Z
1
0000
0
V
*
0
V
*
1
0001
1
2
V
0V*
1
0010
0
V
*
0
V
*
1
0011
Hi-Z
0V*
1
0100
0
V
*
3.3V
1
0101
1
2
V
3.3V
1
0110
3.3V
3.3V
1
0111
5
V
3.3V
1
1000
0
V
*
5
V
1
1001
1
2
V
5
V
1
1010
5
V
5
V
1
1011
3.3V
5V
1
1100
0
V
*
0
V
*
1
1101
1
2
V
0V
1
1110
0
V
*
0
V
*
1
1111
Hi-Z
0V*
10000
0
V
*
0
V
*
10001
1
2
V
0V*
10010
0
V
*
0
V
*
10011
Hi-Z
0V*
10100
0
V
*
5
V
10101
1
2
V
5
V
10110
5
V
5
V
10111
3
.
3
V
5
V
11000
0
V
*
3.3V
11001
1
2
V
3.3V
11010
3.3V
3.3V
11011
5
V
3.3V
11100
0
V
*
0
V
*
11101
1
2
V
0V*
11110
0
V
*
0
V
*
11111
Hi-Z
0V*
X = don't care,
* clamped to ground,
illegal state per
The PC Card Specification
.
MIC2564A
Micrel
September 1999
9
MIC2564A
Functional Diagram
Gate-Drive
Charge Pump
V
CC3
IN
3.3V
MIC2564
GND
Thermal
Shutdown
Current
Limit
A FLAG
SCL
RST#
SDA
V
CC5
IN
5V
(optional)
V
PP
IN
12V
(optional)
A V
PP
OUT
B V
PP
OUT
A V
CC
OUT
B V
CC
OUT
SLA
Control
Logic
B FLAG
MIC2564A
Micrel
MIC2564A
10
September 1999
Applications Information
PC Card power control for two sockets is easily accomplished
using the MIC2564A PC Card/CardBus power controller.
Control commands from a three-wire (plus Reset) serial bus
determine V
CC
and V
PP
output voltages and select standby
or operate mode.
V
CC
outputs of 3.3V and 5V at the maximum allowable PC
Card current are supported. The V
CC
outputs also support
GND (0V) and high-impedance states. The V
PP
outputs
support V
PP
(12V), V
CC
voltages (3.3V or 5V), GND (0V), or
high impedance. When the V
CC
= Hi-Z (high impedance)
condition is selected, the device switches into sleep mode
and draws only leakage current.
Full protection during hot switching is provided which pre-
vents feedback from the V
CC
output (for example, from the 5V
supply into the 3.3V supply) by locking out the low voltage
switch until the initial switch's gate voltage drops below 0.7V.
MIC2564A internal logic and MOSFET drive circuitry is
powered from the V
CC3
input and internal charge-pump
voltage multipliers. Switching speeds are carefully controlled
to prevent damage to sensitive loads and meet all PC Card
Specification timing requirements, including those for the
CardBus option.
Supply Bypassing
The MIC2564A is a switch and has no stability problems;
however, supply bypass capacitors are recommended to
reduce inductive transients and improve output ripple. As all
internal device logic and comparison functions are powered
from the V
CC3
input, the power supply quality on this line is the
most important. Micrel recommends placing 1
F surface-
mount ceramic (low ESR) capacitors from V
CC3
IN and
V
CC5
IN pins to ground and two 0.1
F surface-mount ceramic
capacitors, one from each V
PP
IN pin, to ground. Also, the
V
CC
OUT and V
PP
OUT pins may use 0.01
F to 0.1
F
capacitors for noise reduction and to reduce the chance of
ESD (electrostatic discharge) damage.
Power Status Feedback (Flags)
Two flag outputs monitor the V
CC
and V
PP
output voltages on
both slot A and B, falling low when the voltage is not proper.
Use of these open-drain flag outputs is optional; if they are
used, a pull-up resistor to either the 3.3V or 5V supply is
required. Unused flag outputs may be left open.
PC Card Slot Implementation
The MIC2564A is designed for full compatibility with the
Personal Computer Memory Card International Association
(PCMCIA) PC Card Specification including the CardBus and
Zoom Video (ZV) options.
When a PC card is initially inserted, it should receive V
CC
(3.3V
0.3V or 5.0V
5%). The initial voltage is determined
by a combination of mechanical socket keys and voltage
sense pins. The card sends a handshaking data stream to the
logic controller, which then determines if this card requires
V
PP
and if the card is designed for dual V
CC
. If the card is
compatible with, and requires, a different V
CC
level, the logic
controller commands the power controller to make this change
by disabling V
CC
, waiting at least 100ms, and then re-
enabling the other V
CC
voltage.
If no card is inserted, or the system is in sleep mode, the logic
controller commands the MIC2564A to shut down V
CC
. This
also places the switch into a shutdown (sleep) mode, where
current consumption drops to nearly zero, with only tiny
CMOS leakage currents flowing.
Internal device control logic, MOSFET drive and bias voltage
is powered from V
CC3
IN. The high voltage bias is generated
by an internal charge pump multiplier. Input logic threshold
voltages are compatible with common PC Card logic control-
lers using either 3.3V or 5V supplies.
PC Card Voltage Regulation
The MIC2564A has been designed to meet or exceed PC
Card voltage regulation specifications. The on-resistance of
the FET switches will meet regulation requirements at 600mA
and 1A respectively for V
CC
= 5V
3% and 3.3V
3%.
Flash Memory Implementation
When programming flash memory (standard +12V flash
memories), the PC Card slot logic controller enables V
PP
on
the MIC2564A, which connects V
PP
IN (nominally +12V) to
V
PP
OUT. The low on-resistance of the MIC2564A switch
allows using a small bypass capacitor on the V
PP
OUT pins,
with the main filtering performed by a large filter capacitor on
V
PP
IN. (Usually the main power supply filter capacitor is
sufficient.) Using a small-value capacitor such as 0.1
F on
the output causes little or no timing delays.
The V
PP
OUT transition from V
CC
to 12.0V typically takes
200
s. After programming is completed, the logic controller
signals to the MIC2564A, which then reduces V
PP
OUT to the
V
CC
level. Break-before-make switching action and con-
trolled rise times reduce switching transients and lower
current spikes through the switch.
Output Current and Protection
The MIC2564A meets or exceeds all PCMCIA specifications.
MIC2564A output switches are capable of passing the maxi-
mum current needed by any PC Card. For system and card
protection, output currents are internally limited. For full
system protection, long term (longer than a few milliseconds)
output short circuits invoke overtemperature shutdown, pro-
tecting the MIC2564A, the system power supplies, the card
socket pins, board traces, and the PC Card. Individual
internal status registers for each slot indicate when power
problems exist.
Control Bus Interface Overview
The MIC2564A power controller communicates with a logic
controller (host adapter) via a 3-wire serial interface. A fourth
control line attaches to the system reset line (RST#) and
places all MIC2564A switches in the high impedance (off)
state. The reset function is active low.
MIC2564A
Micrel
September 1999
11
MIC2564A
A FLG
B FLG
SDA
SCL
SLA
RST#
4
9
5
6
8
7
A V
PP
OUT
A V
CC
OUT
B V
PP
OUT
B V
CC
OUT
20
2, 22, 24
17
11, 13, 15
16, 21
V
CC3
IN
V
CC5
IN
V
PP
IN
GND
VCC
A PGOOD
B PGOOD
SDATA
SCLK
SLATCH
RST#
0.01F
V
PP
1
V
PP
2
V
CC
Controller
Power
(3.3V or 5V)
Generic
PCMCIA/CardBus
Host Adapter
System Reset
+12V
+5V
+3.3V
1.0F
1.0F
0.1F
18, 19
1, 3, 10
14, 23
0.01F
0.01F
0.01F
V
PP
1
V
PP
2
V
CC
Slot B
Slot A
2
330k
MIC2564A
Power
Controller
ceramic
ceramic
ceramic
0.1F
Figure 4. Generic "3-Wire" Serial Control Interface
SDA
SCL
SLA
RST#
5
6
8
7
A V
PP
OUT
A V
CC
OUT
B V
PP
OUT
B V
CC
OUT
20
2, 22, 24
17
11, 13, 15
16, 21
V
CC3
IN
V
CC5
IN
V
PP
IN
SDATA
SCLK
SLATCH
RST#
0.01F
V
PP
1
V
PP
2
V
CC
Cirrus Logic
CL-PD6832/33
18, 19
1, 3, 10
14, 23
0.01F
0.01F
0.01F
V
PP
1
V
PP
2
V
CC
Slot B
Slot A
MIC2564A
Power
Controller
131
132
130
207
GND
System
Reset
+12V
+5V
+3.3V
1.0F
1.0F
0.1F
ceramic
ceramic
ceramic
0.1F
Figure 5. Cirrus Logic CL-PD6832 and CL-PD6833 Interface
MIC2564A
Micrel
MIC2564A
12
September 1999
SDA
SCL
SLA
RST#
5
6
8
7
A V
PP
OUT
A V
CC
OUT
B V
PP
OUT
B V
CC
OUT
20
2, 22, 24
17
11, 13, 15
16, 21
V
CC3
IN
V
CC5
IN
V
PP
IN
CPWRDATA
CPWRCLK
CPWRLATC
RST#
0.01F
V
PP
1
V
PP
2
V
CC
O
2
Micro
OZ6833
OZ6933
0.01F
0.01F
0.01F
V
PP
1
V
PP
2
V
CC
Slot B
Slot A
MIC2564A
Power
Controller
131
132
130
207
GND
System
Reset
+12V
+5V
+3.3V
1.0F
1.0F
0.1F
18, 19
1, 3, 10
14, 23
ceramic
ceramic
ceramic
0.1F
Figure 6. O
2
Micro OZ6833 and OZ6933
SDA
SCL
SLA
RST#
5
6
8
7
A V
PP
OUT
A V
CC
OUT
B V
PP
OUT
B V
CC
OUT
20
2, 22, 24
17
11, 13, 15
16, 21
V
CC3
IN
V
CC5
IN
V
PP
IN
SDATA
SCLK
SLATCH
RST#
0.01F
V
PP
1
V
PP
2
V
CC
O
2
Micro
OZ6860
System
Reset
0.01F
0.01F
0.01F
V
PP
1
V
PP
2
V
CC
Slot B
Slot A
MIC2564A
Power
Controller
116
118
115
250
GND
+12V
+5V
+3.3V
1.0F
1.0F
0.1F
18, 19
1, 3, 10
14, 23
ceramic
ceramic
ceramic
0.1F
Figure 7. O
2
Micro OZ6860
MIC2564A
Micrel
September 1999
13
MIC2564A
Package Dimensions
2.00 (0.079)
1.73 (0.068)
0.21 (0.008)
0.05 (0.002)
COPLANARITY:
0.10 (0.004) MAX
1.25 (0.049) REF
0.65 (0.0260) BSC
0.875 (0.034) REF
10
4
0
8
5.40 (0.213)
5.20 (0.205)
7.90 (0.311)
7.65 (0.301)
8.33 (0.328)
8.07 (0.318)
0.38 (0.015)
0.25 (0.010)
0.22 (0.009)
0.13 (0.005)
0.95 (0.037)
0.55 (0.022)
DIMENSIONS:
MM (INCH)
24-pin SSOP (SM)
1.10 MAX (0.043)
0.15 (0.006)
0.05 (0.002)
1.00 (0.039) REF
8
0
6.4 BSC (0.252)
7.90 (0.311)
7.70 (0.303)
0.30 (0.012)
0.19 (0.007)
0.20 (0.008)
0.09 (0.003)
0.70 (0.028)
0.50 (0.020)
DIMENSIONS:
MM (INCH)
4.50 (0.177)
4.30 (0.169)
0.65 BSC
(0.026)
24-pin TSSOP (TM)
MIC2564A
Micrel
MIC2564A
14
September 1999
MIC2564A
Micrel
September 1999
15
MIC2564A
MIC2564A
Micrel
MIC2564A
16
September 1999
MICREL INC.
1849 FORTUNE DRIVE
SAN JOSE, CA 95131
USA
TEL
+ 1 (408) 944-0800
FAX
+ 1 (408) 944-0970
WEB
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
1999 Micrel Incorporated