ChipFind - документация

Электронный компонент: SY100S317

Скачать:  PDF   ZIP
SY100S317
TRIPLE 2-WIDE
OA/OAI GATE
DESCRIPTION
The SY100S317 is a set of ultra-fast, triple 2-wide OR/
AND gates designed for use in high-performance ECL
systems. This device offers both true and complement
outputs. The inputs on this device have 75K
pull-down
resistors.
s
Max. propagation delay of 900ps
s
I
EE
min. of 48mA
s
Extended supply voltage option:
V
EE
= 4.2V to 5.5V
s
Voltage and temperature compensation for improved
noise immunity
s
Internal 75K
input pull-down resistors
s
Approximately 40% lower power than Fairchild
s
Function and pinout compatible with Fairchild F100K
s
Available in 24-pin CERPACK and 28-pin PLCC
packages
FEATURES
Rev.: G
Amendment: /0
Issue Date:
July, 1999
BLOCK DIAGRAM
D
1a
O
a
O
a
D
2a
D
3a
D
4a
E
a
D
1b
O
b
O
b
D
2b
D
3b
D
4b
E
b
D
1c
O
c
O
c
D
2c
D
3c
D
4c
E
c
Pin
Function
D
na
D
nc
Data Inputs (n = 1...4)
E
a
E
c
Enable Inputs
O
a
O
c
Data Outputs
O
a
O
c
Complementary Data Outputs
V
EES
V
EE
Substrate
V
CCA
V
CCO
for ECL Outputs
PIN NAMES
PIN CONFIGURATIONS
D
3b
D
4b
E
c
V
EE
E
b
E
a
D
4a
D
3a
D
2a
D
1a
O
a
O
a
D
3b
D
1c
D
3c
D
4b
D
4c
D
2c
18
17
16
15
14
13
1
2
3
4
5
6
7
24
8
23
9
22
10
21
11
20
12
19
Top View
Flatpack
F24-1
V
CC
V
CCA
O
c
O
b
O
c
O
b
O
b
O
b
V
CCA
V
CC
O
c
V
CC
E
a
V
EE
E
c
E
b
D
1b
V
EES
4
3
2
1
28
27
12
13
14
15
16
17
19
11
20
10
21
9
22
8
23
7
24
6
Top View
PLCC
J28-1
O
c
D
2b
26
18
25
5
D
4a
D
3a
D
2a
V
EES
D
1a
O
a
O
a
D
1c
V
EES
D
4b
D
2c
D
3b
D
3c
D
4c
1
2
SY100S317
Micrel
Symbol
Parameter
Min.
Typ.
Max.
Unit
Condition
I
IH
Input HIGH Current, All Inputs
--
--
200
A
V
IN
= V
IH
(Max.)
I
EE
Power Supply Current
48
32
22
mA
Inputs Open
T
A
= 0
C
T
A
= +25
C
T
A
= +85
C
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
Condition
t
PLH
Propagation Delay
300
900
300
900
300
900
ps
t
PHL
Data to Output
t
PLH
Propagation Delay
300
700
300
700
300
700
ps
t
PHL
Enable to Output
t
TLH
Transition Time
300
900
300
900
300
900
ps
t
THL
20% to 80%, 80% to 20%
T
A
= 0
C
T
A
= +25
C
T
A
= +85
C
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
Condition
t
PLH
Propagation Delay
300
1000
300
1000
300
1000
ps
t
PHL
Data to Output
t
PLH
Propagation Delay
300
800
300
800
300
800
ps
t
PHL
Enable to Output
t
TLH
Transition Time
300
900
300
900
300
900
ps
t
THL
20% to 80%, 80% to 20%
DC ELECTRICAL CHARACTERISTICS
V
EE
= 4.2V to 5.5V unless otherwise specified, V
CC
= V
CCA
= GND
AC ELECTRICAL CHARACTERISTICS
CERPACK
V
EE
= 4.2V to 5.5V unless otherwise specified, V
CC
= V
CCA
= GND
PLCC
V
EE
= 4.2V to 5.5V unless otherwise specified, V
CC
= V
CCA
= GND
3
SY100S317
Micrel
TIMING DIAGRAM
Propagation Delay and Transition Times
PRODUCT ORDERING CODE
Ordering
Package
Operating
Code
Type
Range
SY100S317FC
F24-1
Commercial
SY100S317JC
J28-1
Commercial
SY100S317JCTR
J28-1
Commercial
20%
80%
OUTPUT
INPUT
50%
t
PLH
t
PHL
50%
20%
80%
50%
t
PHL
t
PLH
t
TLH
t
THL
TRUE
COMPLEMENT
0.7
0.1 ns
0.7
0.1 ns
0.95V
1.69V
NOTE:
V
EE
= 4.2V to 5.5V unless otherwise specified, V
CC
= V
CCA
= GND
4
SY100S317
Micrel
24 LEAD CERPACK (F24-1)
Rev. 03
5
SY100S317
Micrel
28 LEAD PLCC (J28-1)
Rev. 03
MICREL-SYNERGY
3250 SCOTT BOULEVARD
SANTA CLARA
CA 95054
USA
TEL
+ 1 (408) 980-9191
FAX
+ 1 (408) 914-7878
WEB
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
2000 Micrel Incorporated