1996 Microchip Technology Inc.

Preliminary

DS21166B-page 1

FEATURES

· Single supply with operation down to 2.5V
· Low power CMOS technology

- 1 mA active current typical
- 10

A standby current typical at 5.5V

- 5

A standby current typical at 3.0V

· Organized as a single block of 256 bytes (256 x 8)
· Software write protection for lower 128 bytes
· Hardware write protection for entire array
· 2-wire serial interface bus, I

compatible

· 100kHz (2.5V) and 400kHz (5V) compatibility
· Self-timed write cycle (including auto-erase)
· Page-write buffer for up to 16 bytes
· 3.5 ms typical write cycle time for page-write
· 10,000,000 erase/write cycles guaranteed
· ESD protection >4,000V
· Data retention > 200 years
· 8-pin DIP, SOIC or TSSOP packages
· Available for extended temperature ranges

DESCRIPTION

The Microchip Technology Inc. 24LCS52 is a 2K bit
Electrically Erasable PROM capable of operation
across a broad voltage range (2.5V to 5.5V). This
device has a software write protect feature for the lower
half of the array, as well as an external pin that can be
used to write protect the entire array. The software write
protect feature is enabled by sending the device a spe-
cial command, and once this feature has been enabled,
it cannot be reversed. In addition to the software pro-
tect feature, there is a WP pin that can be used to write
protect the entire array, regardless of whether the soft-
ware write protect register has been written or not. This
allows the system designer to protect none, half or all of
the array, depending on the application. The device is
organized as a single block of 256 x 8-bit memory with
a 2-wire serial interface. Low voltage design permits
operation down to 2.5 volts with typical standby and
active currents of only 5

A and 1 mA respectively. The

device has a page-write capability for up to 16 bytes of
data. The device is available in the standard 8-pin DIP,
8-pin SOIC and TSSOP packages.

- Commercial (C):

C to +70

- Industrial (I):

-40

C to +85

PACKAGE TYPES

BLOCK DIAGRAM

PDIP/SOIC

TSSOP

Vss

Vcc

SCL

SDA

24LCS52

1
2
3
4

8
7
6
5

Vcc
WP
SCL
SDA

A0
A1
A2

Vss

24LCS52

I/O
Control
Logic

Memory
Control

Logic

XDEC

HV Generator

Standard
Array

Software write

Write Protect
Circuitry

YDEC

Vcc

Vss

SENSE AMP
R/W CONTROL

SDA SCL

A0 A1 A2

protected area

(00h-7Fh)

24LCS52

2K 2.5V I

Serial EEPROM with Software Write Protect

C is a trademark of Philips Corporation.

This document was created with FrameMaker 4 0 4

24LCS52

DS21166B-page 2

Preliminary

1996 Microchip Technology Inc.

1.0

ELECTRICAL
CHARACTERISTICS

1.1

Maximum Ratings*

...................................................................................7.0V

All inputs and outputs w.r.t. V

............... -0.6V to V

+1.0V

Storage temperature ..................................... -65°C to +150°C
Ambient temp. with power applied ................ -65°C to +125°C
Soldering temperature of leads (10 seconds) ............. +300°C
ESD protection on all pins.............................................

4 kV

*Notice:

Stresses above those listed under "Maximum ratings"

may cause permanent damage to the device. This is a stress rat-
ing only and functional operation of the device at those or any
other conditions above those indicated in the operational listings
of this specification is not implied. Exposure to maximum rating
conditions for extended periods may affect device reliability.

TABLE 1-1:

PIN FUNCTION TABLE

Name

Function

SDA

SCL

A0, A1, A2

Ground

Serial Address/Data I/O

Serial Clock

+2.5V to 5.5V Power Supply

Chip Selects

Hardware Write Protect

TABLE 1-2:

DC CHARACTERISTICS

FIGURE 1-1:

BUS TIMING START/STOP

= +2.5V to +5.5V

Commercial (C): Tamb = 0°C to +70°C
Industrial

(I): Tamb = -40°C to +85°C

Parameter

Symbol

Min.

Max.

Units

Conditions

SCL and SDA pins:

High level input voltage

.7 V

Low level input voltage

.3 V

Hysteresis of Schmitt trigger inputs

HYS

.05 V

(Note)

Low level output voltage

.40

= 3.0 mA, V

= 2.5V

Input leakage current

All I/O pins

-10

= 0.1V to 5.5V, WP = Vss

WP pin

-10

WP = V

Output leakage current

-10

OUT

= 0.1V to 5.5V

Pin capacitance (all inputs/outputs)

OUT

= 5.0V (Note)

Tamb = 25°C, F

CLK

= 1 MHz

Operating current

Write

= 5.5V, SCL = 400 kHz

Read

= 5.5V, SCL = 400 kHz

Standby current

CCS

= 3.0V, SDA = SCL = V

100

= 5.5V, SDA = SCL = V

Note:

This parameter is periodically sampled and not 100% tested.

SCL

SDA

STA

HYS

STO

START

STOP

1996 Microchip Technology Inc.

Preliminary

DS21166B-page 3

24LCS52

TABLE 1-3:

AC CHARACTERISTICS

FIGURE 1-2:

BUS TIMING DATA

Parameter

Symbol

Vcc = 2.5-5.5V

STD MODE

Vcc = 4.5 - 5.5V

FAST MODE

Units

Remarks

Min.

Max.

Min.

Max.

Clock frequency

CLK

100

400

kHz

Clock high time

HIGH

4000

600

Clock low time

LOW

4700

1300

SDA and SCL rise time

1000

300

(Note 1)

SDA and SCL fall time

300

(Note 1)

START condition hold time

STA

4000

600

After this period the first
clock pulse is generated

START condition setup time

STA

4700

600

Only relevant for repeated
START condition

Data input hold time

DAT

(Note 2)

Data input setup time

DAT

250

100

STOP condition setup time

STO

4000

600

Output valid from clock

3500

900

(Note 2)

Bus free time

BUF

4700

1300

Time the bus must be free
before a new transmission
can start

Output fall time from V

minimum to V

maximum

250

20 +0.1

250

(Note 1), CB

100 pF

Input filter spike suppression
(SDA and SCL pins)

(Note 3)

Write cycle time

Byte or Page mode

Endurance

10M

cycles

C, V

= 5.0V, Block

Mode (Note 4)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region

(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

3: The combined T

and V

HYS

specifications are due to new Schmitt trigger inputs which provide improved

noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific appli-

cation, please consult the Total Endurance Model which can be obtained on our BBS or website.

SCL

SDA

STA

LOW

HIGH

DAT

STO

STA

BUF

STA

OUT

24LCS52

DS21166B-page 4

Preliminary

1996 Microchip Technology Inc.

2.0

FUNCTIONAL DESCRIPTION

The 24LCS52 supports a bi-directional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as transmitter, and a device
receiving data as receiver. The bus has to be controlled
by a master device which generates the serial clock
(SCL), controls the bus access, and generates the
START and STOP conditions, while the 24LCS52
works as slave. Both master and slave can operate as
transmitter or receiver but the master device deter-
mines which mode is activated.

3.0

BUS CHARACTERISTICS

The following bus protocol has been defined:

· Data transfer may be initiated only when the bus is

not busy.

· During data transfer, the data line must remain

stable whenever the clock line is HIGH. Changes
in the data line while the clock line is HIGH will be
interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been
defined (Figure 3-1).

3.1

Bus not Busy (A)

Both data and clock lines remain HIGH.

3.2

Start Data Transfer (B)

A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition. All
commands must be preceded by a START condition.

3.3

Stop Data Transfer (C)

A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.

3.4

Data Valid (D)

The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per
bit of data.

Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
the data bytes transferred between the START and
STOP conditions is determined by the master device
and is theoretically unlimited, although only the last six-
teen will be stored when doing a write operation. When
an overwrite does occur it will replace data in a first in
first out fashion.

3.5

Acknowledge

Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this acknowledge bit.

The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into
account. A master must signal an end of data to the
slave by not generating an acknowledge bit on the last
byte that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable the
master to generate the STOP condition.

3.6

Device Addressing

A control byte is the first byte received following the
START condition from the master device. The first part
of the control byte consists of a 4-bit control code which
is set to 1010 for normal read and write operations and
0110 for writing to the write protect register. The control
byte is followed by three chip select bits (A2, A1, A0).
The chip select bits allow the use of up to eight
24LCS52 devices on the same bus and are used to
determine which device is accessed. The chip select
bits in the control byte must correspond to the logic lev-
els on the corresponding A2, A1 and A0 pins for the
device to respond. The device will not acknowledge if
you attempt a read command with the control code set
to 0110.

Note:

The 24LCS52 does not generate any
acknowledge bits if an internal program-
ming cycle is in progress.

FIGURE 3-1:

DATA TRANSFER SEQUENCE ON THE SERIAL BUS CHARACTERISTICS

(A)

(B)

(C)

(D)

(A)

(C)

SCL

SDA

START

CONDITION

ADDRESS OR

ACKNOWLEDGE

VALID

DATA

ALLOWED

TO CHANGE

STOP

CONDITION

1996 Microchip Technology Inc.

Preliminary

DS21166B-page 5

24LCS52

The eighth bit of slave address determines if the master
device wants to read or write to the 24LCS52 (Figure 3-
2). When set to a one a read operation is selected and
when set to a zero a write operation is selected.

FIGURE 3-2:

CONTROL BYTE
ALLOCATION

4.0

WRITE OPERATIONS

4.1

Byte Write

Following the start signal from the master, the device
code(4 bits), the chip select bits (3 bits), and the R/W
bit which is a logic low is placed onto the bus by the
master transmitter. This indicates to the addressed
slave receiver that a byte with a word address will follow
after it has generated an acknowledge bit during the
ninth clock cycle. Therefore the next byte transmitted by
the master is the word address and will be written into
the address pointer of the 24LCS52. After receiving

Operation

Control

Code

Chip

Select

R/W

Read

Write

Set Write Protect

1010
1010

0110

A2 A1 A0
A2 A1 A0
A2 A1 A0

1
0
0

SLAVE ADDRESS

R/W

START

READ/WRITE

another acknowledge signal from the 24LCS52 the
master device will transmit the data word to be written
into the addressed memory location. The 24LCS52
acknowledges again and the master generates a stop
condition. This initiates the internal write cycle, and dur-
ing this time the 24LCS52 will not generate acknowl-
edge signals (Figure 4-1). If an attempt is made to write
to the array when the software or hardware write pro-
tection has been enabled, the device will acknowledge
the command but no data will be written. The write
cycle time must be observed even if the write protection
is enabled.

4.2

Page Write

The write control byte, word address and the first data
byte are transmitted to the 24LCS52 in the same way
as in a byte write. But instead of generating a stop con-
dition, the master transmits up to 15 additional data
bytes to the 24LCS52 which are temporarily stored in
the on-chip page buffer and will be written into the
memory after the master has transmitted a stop condi-
tion. After the receipt of each word, the four lower order
address pointer bits are internally incremented by one.
The higher order four bits of the word address remains
constant. If the master should transmit more than 16
bytes prior to generating the stop condition, the
address counter will roll over and the previously
received data will be overwritten. As with the byte write
operation, once the stop condition is received an inter-
nal write cycle will begin (Figure 4-2). If an attempt is
made to write to the array when the hardware write pro-
tection has been enabled, the device will acknowledge
the command but no data will be written. The write
cycle time must be observed even if the write protection
is enabled.

FIGURE 4-1:

BYTE WRITE

FIGURE 4-2:

PAGE WRITE

BUS ACTIVITY
MASTER

SDA LINE

BUS ACTIVITY

S
T
A
R
T

S
T
O
P

CONTROL

BYTE

WORD

ADDRESS

DATA

A
C
K

BUS ACTIVITY
MASTER

SDA LINE

BUS ACTIVITY

S
T
A
R
T

CONTROL

BYTE

WORD

ADDRESS (n)

DATA n

DATA n + 15

S
T
O
P

A
C
K

24LCS52

DS21166B-page 6

Preliminary

1996 Microchip Technology Inc.

5.0

ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle is
complete (this feature can be used to maximize bus
throughput). Once the stop condition for a write com-
mand has been issued from the master, the device ini-
tiates the internally timed write cycle. ACK polling can
be initiated immediately. This involves the master send-
ing a start condition followed by the control byte for a
write command (R/W = 0). If the device is still busy with
the write cycle, then no ACK will be returned. If the
cycle is complete, then the device will return the ACK
and the master can then proceed with the next read or
write command. See Figure 5-1 for flow diagram.

FIGURE 5-1:

ACKNOWLEDGE POLLING
FLOW

Send

Write Command

Send Stop

Condition to

Initiate Write Cycle

Send Start

Send Control Byte

with R/W = 0

Did Device

Acknowledge

(ACK = 0)?

Operation

YES

6.0

WRITE PROTECTION

The 24LCS52 has a software write protect feature that
allows the lower half of the array (addresses 00h - 7Fh)
to be permanently write protected, as well as a WP pin
that can be used to protect the entire array.

6.1

Software Write Protect

The software write protect feature is invoked by writing
to the write protect register. This is done by sending a
command similar to a normal write command. As
shown in Figure 6-1, the write protect register is written
by sending a write command with the slave address set
to 0110 instead of 1010 and the address bits and data
bits are don't cares. Once the software write protect
register has been written, the device will not acknowl-
edge the 0110 control byte. Once the software write
protect register has been written, the write protec-
tion is enabled and cannot be reversed, even if the
device is powered down.

6.2

Hardware Write Protect

The WP pin can be tied to Vcc, V

, or left floating. If

tied to V

, the entire array will be write protected,

regardless of whether the software write protect regis-
ter has been written or not. If the WP pin is set to V

it will prevent the software write protect register from
being written. If the WP is tied to V

or left floating,

then write protection is determined by the status of the
software write protect register.

FIGURE 6-1:

SETTING WRITE PROTECT REGISTER

BUS ACTIVITY
MASTER

SDA LINE

BUS ACTIVITY

S
T
A
R
T

S
T
O
P

CONTROL

BYTE

WORD

ADDRESS

DATA

A
C
K

1996 Microchip Technology Inc.

Preliminary

DS21166B-page 7

24LCS52

7.0

READ OPERATION

Read operations are initiated in the same way as write
operations with the exception that the R/W bit of the
slave address is set to one. There are three basic types
of read operations: current address read, random read,
and sequential read.

7.1

Current Address Read

The 24LCS52 contains an address counter that main-
tains the address of the last word accessed, internally
incremented by one. Therefore, if the previous read
access was to address n, the next current address read
operation would access data from address n + 1. Upon
receipt of the slave address with the R/W bit set to one,
the 24LCS52 issues an acknowledge and transmits the
eight bit data word. The master will not acknowledge
the transfer but does generate a stop condition and the
24LCS52 discontinues transmission (Figure 7-1).

7.2

Random Read

Random read operations allow the master to access
any memory location in a random manner. To perform
this type of read operation, first the word address must
be set. This is done by sending the word address to the

24LCS52 as part of a write operation. After the word
address is sent, the master generates a start condition
following the acknowledge. This terminates the write
operation, but not before the internal address pointer is
set. Then the master issues the control byte again but
with the R/W bit set to a one. The 24LCS52 will then
issue an acknowledge and transmits the eight bit data
word. The master will not acknowledge the transfer but
does generate a stop condition and the 24LCS52 dis-
continues transmission (Figure 7-2). After this com-
mand, the internal address counter will point to the
address location following the one that was just read.

7.3

Sequential Read

Sequential reads are initiated in the same way as a ran-
dom read except that after the 24LCS52 transmits the
first data byte, the master issues an acknowledge as
opposed to a stop condition in a random read. This
directs the 24LCS52 to transmit the next sequentially
addressed 8-bit word (Figure 7-3).

To provide sequential reads the 24LCS52 contains an
internal address pointer which is incremented by one at
the completion of each operation. This address pointer
allows the entire memory contents to be serially read
during one operation.

FIGURE 7-1:

CURRENT ADDRESS READ

FIGURE 7-2:

RANDOM READ

FIGURE 7-3:

SEQUENTIAL READ

BUS ACTIVITY
MASTER

SDA LINE

BUS ACTIVITY

S
T
O
P

CONTROL

BYTE

S
T
A
R
T

DATA

A
C
K

N
O

A
C
K

BUS ACTIVITY
MASTER

SDA LINE

BUS ACTIVITY

S
T
A
R
T

S
T
O
P

CONTROL

BYTE

A
C
K

WORD

ADDRESS (n)

CONTROL

BYTE

S
T
A
R
T

DATA (n)

A
C
K

N
O

A
C
K

BUS ACTIVITY
MASTER

SDA LINE

BUS ACTIVITY

S
T
O
P

CONTROL

BYTE

A
C
K

N
O

A
C
K

DATA n

DATA n + 1

DATA n + 2

DATA n + X

A
C
K

24LCS52

DS21166B-page 8

Preliminary

1996 Microchip Technology Inc.

7.4

Contiguous Addressing Across
Multiple Devices

The chip select bits A2, A1, A0 can be used to expand
the contiguous address space for up to 16K bits by add-
ing up to eight 24LCS52 devices on the same bus. In
this case, software can use A0 of the control byte as
address bit A8, A1 as address bit A9, and A2 as
address bit A10. It is not possible to sequentially read
across device boundaries.

8.0

PIN DESCRIPTIONS

8.1

SDA Serial Address/Data Input/Output

This is a bi-directional pin used to transfer addresses
and data into and data out of the device. It is an open
drain terminal, therefore the SDA bus requires a pull-up
resistor to V

(typical 10k

for 100 kHz, 1k

for 400

kHz).

For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are reserved
for indicating the START and STOP conditions.

8.2

SCL Serial Clock

This input is used to synchronize the data transfer from
and to the device.

8.3

A0, A1, A2

The levels on these inputs are compared with the cor-
responding bits in the slave address. The chip is
selected if the compare is true.

Up to eight 24LCS52 devices may be connected to the
same bus by using different chip select bit combina-
tions. These inputs must be connected to either Vcc or
Vss.

8.4

This is the hardware write protect pin. It can be tied to
V

, V

, or left floating. If tied to Vcc, the hardware

write protection is enabled. If the WP pin is tied to Vss
the hardware write protection is disabled. If the WP pin
is left floating, an internal pull down resistor will pull the
WP pin to Vss and the hardware write protection will be
disabled.

8.5

Noise Protection

The 24LCS52 employs a V

threshold detector circuit

which disables the internal erase/write logic if the V

is below 1.5 volts at nominal conditions.

The SCL and SDA inputs have Schmitt trigger and filter
circuits which suppress noise spikes to assure proper
device operation even on a noisy bus.

DS21166B-page 12

Preliminary

1996 Microchip Technology Inc.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No repre-
sentation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement
of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not autho-
rized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and
name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.

ORLDWIDE

ALES

& S

ERVICE

ASIA/PACIFIC

China

Microchip Technology
Unit 406 of Shanghai Golden Bridge Bldg.
2077 Yan'an Road West, Hongiao District
Shanghai, Peoples Republic of China
Tel: 86 21 6275 5700
Fax: 011 86 21 6275 5060

Hong Kong

Microchip Technology
RM 3801B, Tower Two
Metroplaza
223 Hing Fong Road
Kwai Fong, N.T. Hong Kong
Tel: 852 2 401 1200 Fax: 852 2 401 3431

India

Microchip Technology
No. 6, Legacy, Convent Road
Bangalore 560 025 India
Tel: 91 80 526 3148 Fax: 91 80 559 9840

Korea

Microchip Technology
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku,
Seoul, Korea
Tel: 82 2 554 7200 Fax: 82 2 558 5934

Singapore

Microchip Technology
200 Middle Road
#10-03 Prime Centre
Singapore 188980
Tel: 65 334 8870 Fax: 65 334 8850

Taiwan, R.O.C

Microchip Technology
10F-1C 207
Tung Hua North Road
Taipei, Taiwan, ROC
Tel: 886 2 717 7175 Fax: 886 2 545 0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd.
Unit 6, The Courtyard
Meadow Bank, Furlong Road
Bourne End, Buckinghamshire SL8 5AJ
Tel: 44 1628 850303 Fax: 44 1628 850178

France

Arizona Microchip Technology SARL
Zone Industrielle de la Bonde
2 Rue du Buisson aux Fraises
91300 Massy - France
Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann-Ring 125
D-81739 Muenchen, Germany
Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

Italy

Arizona Microchip Technology SRL
Centro Direzionale Colleone Pas Taurus 1
Viale Colleoni 1
20041 Agrate Brianza
Milan Italy
Tel: 39 39 6899939 Fax: 39 39 689 9883

JAPAN

Microchip Technology Intl. Inc.
Benex S-1 6F
3-18-20, Shin Yokohama
Kohoku-Ku, Yokohama
Kanagawa 222 Japan
Tel: 81 45 471 6166 Fax: 81 45 471 6122

9/3/96

AMERICAS

Corporate Office

Microchip Technology Inc.
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 602 786-7200 Fax: 602 786-7277
Technical Support: 602 786-7627
Web: http://www.microchip.com

Atlanta

Microchip Technology Inc.
500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770 640-0034 Fax: 770 640-0307

Boston

Microchip Technology Inc.
5 Mount Royal Avenue
Marlborough, MA 01752
Tel: 508 480-9990 Fax: 508 480-8575

Chicago

Microchip Technology Inc.
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 708 285-0071 Fax: 708 285-0075

Dallas

Microchip Technology Inc.
14651 Dallas Parkway, Suite 816
Dallas, TX 75240-8809
Tel: 972 991-7177 Fax: 972 991-8588

Dayton

Microchip Technology Inc.
Suite 150
Two Prestige Place
Miamisburg, OH 45342
Tel: 513 291-1654 Fax: 513 291-9175

Los Angeles

Microchip Technology Inc.
18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 714 263-1888 Fax: 714 263-1338

New York

Microchip Technmgy Inc.
150 Motor Parkway, Suite 416
Hauppauge, NY 11788
Tel: 516 273-5305 Fax: 516 273-5335

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408 436-7950 Fax: 408 436-7955

Toronto

Microchip Technology Inc.
5925 Airport Road, Suite 200
Mississauga, Ontario L4V 1W1, Canada
Tel: 905 405-6279

Fax: 905 405-6253

1996, Microchip Technology Incorporated, USA. 9/96

Printed on recycled paper.

Document Outline

Ð­Ð»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: 24LC52-ISN

Document Outline

ÐÐ»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: 24LC52-ISN